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IAbstract
Control theories and designs for stable delay-free systems have been well developed in
research society and widely adopted in industry. Study of time delay systems remains a
hot research topic while the unstable systems are gaining great attention from researchers
recently. Control of unstable delay systems is the most challenging and difficult case and
becomes a research frontier in process control, and its progress is yet at a preliminary
stage. Unlike stable systems, simply detuning the controller is not a trivial solution to
achieve stability of the closed loop.
PID and lead-lag controllers are the two most popular type of controllers used in in-
dustrial control (often in single loop configuration). In this thesis, the Nyquist stability
criterion, combined with some algebraic analysis, is used to perform frequency domain
analysis which then leads to the establishment of stabilizabilty conditions and controller
design parameterization. Particularly, for all-pole process, and first order processes with
zero dynamics, both necessary and sufficient stabilizability conditions are derived and
presented. Stabilizability conditions (necessary and/or sufficient) for more complex pro-
cesses with zero dynamics are also derived.
As seen from the PID stabilizability results in the literature, whether a first-order
unstable time delay process can be stabilized or not, depends on the time delay magni-
tude. When the normalized time delay exceeds 2, a PID controller has no stabilization
solution. In this thesis, a controller of higher order form is developed and stabilization
is achieved for the time delay beyond such bound. The method used to derive such a
stabilizer is either internal model control (IMC) principle or genetic algorithm.
Performance of a control system is also as important as stabilization. A stabilized
unstable process may exhibit large overshoot, prolonged settling time, poor disturbance
response, etc. In this thesis, an IMC-like scheme is proposed for better performance and
stabilization. The scheme can suit a wide range of processes with an arbitrary high-order
of stable lags and permits a larger time delay bound. Simulation results show a better
performance than other comparable schemes from literature.
Unstable multivariable (MIMO) systems exists and pose a more difficult control prob-
lem than that of a single variable (SISO) case due to the interactions from other loops.
II
In this thesis, a design scheme for multiloop P/PI/PD/PID control has been developed
for a MIMO system that contains a combination of stable and unstable loop. The stabi-
lizability and controller design for SISO case developed in the earlier part of the thesis is
used in MIMO multiloop controller design. Gershgorin band principle is used to ensure
the interactions of other loops are within the range such that the stability achieved for
each individual closed loop is still maintained.
The schemes and results presented in this thesis have both practical values and theo-
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Unstable processes exist in industry. A typical example is a chemical reactor op-
erating at a certain range. In the absence of control, the reactor temperature behaves
unstable inherently, or rises uncontrollably. A suitable flow of coolant has to be supplied
in order to maintain a suitable heat transfer state that leads to a controlled temperature
under a closed-loop feedback. Usually there exists transportation delays in the inflows to
the reactor. The temperature control problem described thus becomes a control problem
of an unstable time delay process. In such a case of temperature control of the reactor,
stability is the key requirement which cannot be compromised. Unlike the case of stable
processes, stability cannot be achieved just by detuning the feedback controller gain.
A sufficient large controller gain is required to stabilize the unstable dynamics in the
process, yet too large the gain will lead to instability.
An unstable delay system stabilized by output feedback poses a hard problem. Due
to the nature of the complexity, there have not been any complete results in general,
and instead the progress made so far is with specific controllers for specific processes
designed using specific techniques. Many unstable delay processes in practical systems
1
Chapter 1. Introduction 2
may be approximated by first or second-order models. Thus, stabilization of low-order
unstable delay processes becomes an interesting topic. Silva et al. [3] investigated the
complete set of stabilizing PID controllers based on the Hermite-Biehler theorem for
quasi-polynomials, which involves finding the zeros of a transcendental equation to de-
termine the range of stabilizing gains. But their approach does not provide an explicit
characterization of the boundary of the stabilizing PID parameter region, and the maxi-
mum stabilizable delay for some typical yet simple processes still remains obscure. Hwang
et al. [4] employs D-partition method to characterize the stability domain in the space of
system and controller parameters. The stability boundary is reduced to a transcendental
equation, and the whole stability domain is drawn in two-dimension plane by sweeping
the remaining parameters. However, this approach is mathematically involved and only
first-order delay system is addressed. Huang and Chen [2] proved upper bounds on delay
for stabilization by P and PD control. X. Lu [5] investigated stabilization of several
popular unstable (including integral) delay processes by simple controllers (PID or its
special cases), established explicit and complete stabilizability results in terms of the up-
per limit of time delay size, and developed the computational methods for determining
the full ranges of stabilizing controller parameters. However the order of the processes
studied is only up to second-order. Many open problems in stabilizability are yet to be
addressed, such as the stabilization conditions for processes of higher-order than two,
and what if a process exhibits zero dynamics, etc.
In [5], it is pointed out that for a first-order unstable process, a normalized time delay
less than 1 is required for P/PI stabilization, and less than 2 for PD/PID stabilization.
Beyond such time delay bound, to our best knowledge, no current research has solution
for stabilization. Could a higher-order controller stabilize beyond the PID time delay
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bound? Higher-order controller has not really been studied in the stabilizability aspect
of such problems. In fact, the use of high-order controller has not been reported much.
Yang et al. [6] derived a higher-order controller using the IMC principle and showed
that a high-order controller is required to produce a better control performance and
robustness for complex processes where the conventional PID controller is beyond the
accomplishment.
The achievable control performance is another aspect that deserves attention. One
popular control scheme is the use of single loop PID controller in which the controller
can be synthesized by different methods such as stability margin specification, model
reference, minimization of error cost function, IMC parameterization, etc [6–14]. A
single loop feedback control of unstable processes with dead time is however inherently
constrained by some limitations [15, 16]. An excessive overshoot and long settling time
could be common. To attain better performance, more complicated schemes have been
proposed. One well-known scheme comes in the cascade form, where the stabilization is
solved first through an inner loop controller (usually P or PD), then set-point tracking
and disturbance regulation are achieved through an outer loop controller which contains
an integrator [17–20]. Another well-known type of scheme uses the time compensation
concept, which comes either in a modified Smith or modified IMC form [21–26]. The
Smith or IMC control design for an unstable process, however, requires a much more
complicated configuration than that for a stable process case. In addition to the plant
model and a primary controller, two additional controllers are required for stabilizing
set-point and disturbance responses. Most of such works could lead to delay-free design
for set-point response (thus much better performance) but unfortunately retain delay
when designing disturbance response, which then limits its use to processes with small
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or moderate time delay.
The proposed methods in the literature mostly are applicable to low-order type of
processes. Whenever there is presence of higher order dynamics, the common practice
is to approximate them with additional dead time, resulting in a low-order model of the
first or second-order type but with increased delay in the model. For an unstable process,
there are two conditions, namely, the ratio θ/τ of dead time θ to time constant τ , and
presence of stable lag dynamics, that contribute to the difficulties. Unlike the former
condition, the latter condition has so far never been really emphasized in the control
design for such processes. For a second-order plant, G(s) = (s − 1)−1(Ts + 1)−1e−θs
(where (Ts + 1) is stable lag whereas e−θs is plant time delay), one sees from the PID
stabilizability condition given by Xiang et al. [27] that as θ <
√
1 + T 2 − T + 1, the
stabilizable delay bound is reduced by the presence of the dynamics of (Ts + 1)−1. In
the case of increased number of lag terms, the stabilizability condition worsens because
of the reduced stabilizable delay bound. From the condition mentioned, one sees that
without the stable lag, the stabilizable bound for normalized delay is 2. A control scheme,
which addresses and overcomes the limitations due to lag, and can suit a general class
of unstable process, is really needed.
An industrial control problem could involve a single-input single-output (SISO) sys-
tem or multi-input multi-output (MIMO) system. Recall our earlier discussion of the
reactor. Usually, the liquid level and pressure within the reactor have to be controlled.
Taking them together with the reactor temperature, it become a control problem for an
unstable time delay MIMO system. The challenge lies in achieving a good stabilizing
control for the MIMO system which involves coupling of several processes. The MIMO
controller structure could be a multiloop controller or a multivariable controller. If the
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process model is diagonally dominant, multiloop control design poses a good choice due
to the simpler structure which requires fewer control parameters. The multiloop con-
troller design is well studied for stable MIMO processes, but not for unstable MIMO
processes. It is possible for a MIMO process to have some of the diagonal processes
which exhibit unstable open loop dynamics. A specific guideline for tuning multiloop
controller for unstable MIMO processes thus deserves attention.
1.2 Contributions
In this thesis, stabilization of unstable all-pole time delay processes of arbitrary order
is investigated using simple controllers. The work is then extended to processes with zero
dynamics. For the common first-order unstable processes with time delay beyond the
stabilizable range of a conventional PID controller, we show the stabilization solution
using a higher-order controller. An IMC-like compensation scheme is also proposed for
better stabilization and control performance. Multiloop controller design for unstable
MIMO system is also presented. In particular, the thesis has investigated the following
areas:
A. PID stabilization for unstable all-pole time delay processes
Based on the Nyquist stability theorem, the stabilization problem for unstable all-
pole time delay processes is investigated using P, PI, PD or PID controllers. Complete
stabilizability conditions, that are governed by the explicit maximal stabilizable time
delays given in terms of the parameters, are established and the computational methods
for determining the stabilizing controller parameters are presented.
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B. PID/lead-lag stabilization for unstable time delay processes with zero
dynamics
The presence of zeros gives additional dynamics which poses another constraint to
the stabilization design. We give stabilizability conditions, that are governed by the
explicit maximal stabilizable time delays in combination with the zero dynamics. The
results for P, PI, PD, PID, or lead-lag controllers are presented. The processes include a
specific type of first order form, for which we present complete stabilizability conditions.
For processes of order two and larger, we derive some necessary and/or sufficient stabi-
lizability conditions. Some of these are illustrated with examples.
C. High-order stabilization of first-order unstable processes with large
time delay
A common type of unstable process is in a first order form with time delay. For
stabilization by a conventional PID controller, there is a limit in which beyond some
time delay bound, stabilization becomes impossible. We demonstrate that stabilization
is still possible by the use of a higher-order controller. A finite order rational model is
obtained through Pade approximation of the time delay, which is then used to derive a
stabilizer, either through internal model control (IMC) or genetic algorithm.
D. An IMC-like compensation scheme for better stabilization and perfor-
mance
An IMC-like compensation scheme is proposed for unstable delay processes so as to
achieve stabilization in the absence of the redundant stable lag terms through an inner
loop controller. The condition of zero steady state error in response to step input is then
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achieved by another outer loop controller. The scheme uses only simple controllers, i.e.
PID or it special form only. The proposed scheme is shown to be effective in achiev-
ing stabilization and good performance for the unstable delay process where the process
order may not be limited to a low-order type. By using an IMC-like compensation, it
overcomes the constraints placed by the stable lag terms in stabilizing an unstable delay
plant. Regardless of the plant order, the proposed scheme is able to achieve stabilization
and control for the normalized dead time up to a bound of 2. On the contrary, the
other schemes in the literature have limitations due to the stable lag terms and can only
tolerate a comparatively smaller normalized dead time.
E. Multiloop PID controller design for unstable delay processes
The design of decentralised P/PI/PD/PID controller for a more general multivariable
process where the diagonal processes may be unstable plus time delay is discussed. The
design method is based on Gershgorin band and is restricted to diagonally dominant
systems. The stabilizing controller are parameterized. Simulation examples are given to
illustrate the design.
1.3 Organization of the thesis
This thesis is organized as follows. Stabilization of unstable time delay processes
by simple controllers are treated in Chapters 2, 3 and 4. Chapter 2 considers all-pole
processes with arbitrary order without zero dynamics. Chapter 3 studies the stabiliza-
tion for processes with zero dynamics, specifically for first and higher order processes.
Higher-order controllers stabilizing first-order plant with time delay beyond PID stabi-
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lizable range is presented in Chapter 4 which derives the solution via the internal model
control (IMC) or genetic algorithm. Chapter 5 presents an IMC-like scheme for bet-
ter stabilization and control performance for unstable time delay processes. Multiloop
P/PI/PD/PID controller design for multivariable unstable delay processes is discussed
in Chapter 6. In Chapter 7, general conclusions are drawn and expectations for further
works are presented.
Chapter 2
PID Stabilization for Unstable
All-Pole Time Delay Processes
2.1 Introduction
Due to the popularity of simple controllers (P/PI/PD/PID type) in the industry, they
are almost always employed to stabilize an unstable delay process in a basic feedback
loop before a high-level controller can work for better performance. However stabiliz-
ability conditions for such processes is a very challenging topic. Huang and Chen [2]
used the root locus to study the stabilizability problem of unstable delay processes us-
ing simple controllers and showed that the normalized time delay should be less than
1 for P/PI controller, while it should be less than 2 for PD controller to stabilize a
first-order unstable delay process. Silva et al. [3] investigated the complete set of sta-
bilizing PID controllers based on the Hermite-Biehler theorem for quasi-polynomials,
which involves finding the zeros of a transcendental equation to determine the range of
stabilizing gains. But this approach is mathematically involved, and does not provide an
explicit characterization of the boundary of the stabilizing PID parameter region, and
the maximal stabilizable time delay for some typical yet simple processes still remains
9
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obscure. Hwang and Hwang [4] applied the D-partition method to characterize the sta-
bility domain in the space of system and controller parameters. The stability boundary
is reduced to a transcendental equation, and the whole stability domain is drawn in a
two-dimensional plane by sweeping the remaining parameter(s). However, this result
only provides a sufficient condition regarding the size of the time delay for stabilization
of first-order unstable processes. Xiang et al. [27] exploited frequency response technique
to study stabilizability by P/PI/PD/PID controller and obtained complete stabilizability
results in terms of the upper limit of time delay for a class of second-order processes.
The stabilizability condition for higher-order unstable delay processes still remains open.
In this chapter, we investigate stabilization for a class of unstable delay processes





e−L¯s, λ > 0, m ≥ 0, n ≥ 0, T¯k > 0, L¯ > 0,
by PID controllers or its special cases. Note that when n = 0, the process G¯(s) contains
no stable lags. The complete stabilizability conditions are established and given in Ta-
ble 2.1. The procedures for computing the parameters of stabilizing controllers are also
presented and illustrated with examples. The rest of the chapter is organized as follows.
Some preliminaries are presented in Section 2.2. The stabilization by P/PI controller is
addressed in Section 2.3 while the case of PD/PID controller is in Section 2.4. Section
2.5 concludes the chapter.
2.2 Problem formulation and preliminaries
To formulate the stabilization problem with the fewest possible parameters, some
normalization is adopted throughout the chapter. This is best illustrated by an example.





e−L¯s and C¯(s) =
K¯P (1 + K¯Ds +
K¯I
s ), respectively, in unity output feedback configuration depicted in
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Figure 2.1. Note that a PID controller is characterized by KP (proportional gain), KD
(derivative gain) and KI (integral gain). One can scale down the time delay and all
time constants by λ, and absorb the process gain K¯ into the controller so that L = L¯/λ,
Tk = T¯k/λ, KD = K¯D/λ, KI = K¯Iλ, KP = K¯K¯P λ
m. It follows that the open-loop







































e−Ls, m ≥ 0, n ≥ 0, Tk > 0, L > 0, (2.1)
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Figure 2.1: Unity output feedback.
and the normalized controller, C(s) = KP (1 + KDs +
KI
s ), which can be in one of the
following forms:
C1(s) = KP , (2.2)




C3(s) = KP (1 + KDs), (2.4)




The characteristic equation of the system in Figure 2.1 is given by 1+G(s)C(s) = 0,
which has time delay term from G(s). Stability of the closed-loop means that all the
roots, σi, of the characteristic equation have negative real parts, that is, Re(σi) < 0, ∀i.
The tools for assessing the stability are introduced in the latter parts of this section, which
are deduced mainly from the Nyquist stability criterion. The stabilization problem is to
find a controller which stabilizes the unstable process G(s), that is, the closed-loop is
stable.
Remark 2.1 Note that we are interested in the stability of the closed-loop, or equiva-
lently, Re(σi) < 0, ∀i. The normalization preserves the sign of the roots, because we
Chapter 2. PID Stabilization for Unstable All-Pole Time Delay Processes 13
have the roots of characteristics equation to be σi = σ¯i/λ, λ > 0 for the normalised G(s)
and C(s). Stability is easier to assess due to the removal of λ and K from the closed-loop
characteristic equation.
The corresponding open-loop transfer function, Qi(s), can be expressed in the form
of
Qi(s) = Ci(s)G(s) = K
N(s)
svD(s)
e−Ls, i ∈ {1, 2, 3, 4}, (2.6)
where K is the gain, v a non-negative integer representing type of the loop, N(s) and
D(s) are both polynomials in s with N(0) = D(0) = 1. Application of the Nyquist
stability criterion to the open-loop Qi(s) in (2.6), leads to the four lemmas from [27].
The Nyquist contour consists of the entire jω axis from ω = −∞ to +∞ and a semicular
path of infinite radius in the right half s plane if v = 0. But for v > 0, the contour near
the origin is modified to be a semicular path with infinitesimal radius  (where   1)
to the right half plane [28].
Lemma 2.1 Given the open-loop transfer function Qi(s) in (2.6) with P
+ unstable poles,
the closed-loop system is stable if and only if the Nyquist plot of Qi(s) encircles the critical
point, (1, 0), P + times anticlockwise.




is necessary for closed-loop stability.
Lemma 2.3 Consider the open-loop Qi(s) in (2.6), the necessary condition for closed-
loop stability is that
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(i) For v = 0 : K > −1 if P + = 0; and K < −1 if P + = 1.
(i) For v = 1, 2 : K > 0 if P + = 0; and K < 0 if P + = 1.
Lemma 2.4 Given the open-loop Qi(s) in (2.6), a necessary condition for closed-loop





has all its roots in the open left half plane (LHP), where m is the degree of N(s).
Lemma 2.5 If a process G(s) = N(s)D(s)e
−Ls, N(0) 6= 0, is stabilizable by a PD controller,
so is it by a PID controller. Similiarly, stabilizablity by a P controller implies stabiliz-
ability by a PI controller.
Proof. Suppose that a process G(s) = N(s)D(s)e
−Ls is stabilizable by a PD controller,




−Ls = 0, has stable roots only. The closed-loop characteristic equation with





−Ls = 0, which can be rewritten as
D(s) +
[













D(s) + KP (1 + KDs)N(s)e−Ls
)
= 0. (2.7)




D(s) + KP (1 + KDs)N(s)e−Ls
, (2.8)
which has a non-zero static gain due to N(0) 6= 0 and KP 6= 0 for stabilizing, thus asserts
that no cancellation of the pole of KI/s at origin with (2.8). The plant (2.8) is stable
as its denominator is the same as the closed-loop characteristic quasi-polynomial for the
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process and its stabilzing PD controller. It follows from the Root-Locus technique that
there is always a non-zero positive KI such that the closed-loop characteristic equation
in (2.7) is stable, that is, there also exists a PID controller stabilizing G(s). The stabi-
lizability proof from P to PI is the special case of the above by setting KD = 0. This
completes the proof. 
Remark 2.2 In our subsequent discussion, sufficient P-stabilizabilty condition, by Lemma
2.5, automatically becomes sufficient PI-stabilizabilty condition. The converse of Lemma
2.5, that is, PI-stabilizability implies P-stabilizability, is not true in general, as shown
in [29]. Hence, necessary stabilizability condition by P and PI controllers, on the other
hand, is to be proven independently. The same is true for PD and PID controllers.
2.3 P/PI controller
The stabilization by P or PI controller will be discussed first, followed by PD or
PID controller in the next section. Due to the symmetry property of the Nyquist curve,
subsequent analysis focuses on the positive frequency, ω > 0, unless otherwise indicated.





e−Ls , n ≥ 0, Tk >




Proof. Sufficiency: For P controller, C1(s) = KP , the open-loop frequency response is







with P + = 1 and v = 0. It follows from Lemma 2.3 that K = −KP < −1, or KP > 1.
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(1 + T 2k ω
2)
,
which decreases monotonically from KP to 0. The phase is




with its derivative as
d
dω







1 + T 2k ω
2
. (2.10)






Tk > 0, using
the assumed condition L < 1−
n∑
k=1
Tk, so that there is ω
∗ > 0 such that ΦQ1(ω
∗) > −pi.
In fact, one sees from (2.9) that max(ΦQ1(ω)) never exceeds −pi/2. Hence, the phase
will first increase from −pi, and later decrease back to it with frequency, and there
is one intersection with the negative real axis with ΦQ1(ωc) = −pi for some positive
frequency ωc. In order for the anticlockwise encirclement of the critical point to occur,
this intersection should lie between −1 and 0, that is
MQ1(ωc) < 1, ΦQ1(ωc) = −pi,
or equivalently
1 < KP <
√
(1 + ω2c )
n∏
k=1
(1 + T 2k ω
2
c ), (2.11)
where the left inequality, KP > 1, is from the early discussion. And for ω > ωc, MQ1(ω)
is always less than 1 so that there is no encirclement around the critical point thereafter.




(2.11) are all true, which asserts the stabilization by Lemma 2.1. The PI case follows
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from Lemma 2.5.
Necessity: By Lemma 2.4, C1(s) = KP can achieve stabilization only if H(s) = γn+1s
n+1+
γns




Tk, and the constant term is γ0 = 1 − L −
n∑
k=1
Tk. Note γn+1 > 0 since
L and Tk are positive. Thus γ0 > 0 is necessary for stability of H(s), and gives
L < 1 −
n∑
k=1
Tk. Similiarly, if PI controller, C2(s) = KP (1 +
KI
s ), is used, one ob-
tains H(s) = γn+2s
n+2 + γn+1s












Tk is also necessary stabilizability condition by PI controller. 
In the following, we proceed to determine the set of stabilizing P and PI controllers
for a given G(s) under L < 1 −
n∑
k=1
Tk. For P controller, the stabilizing gain KP should




arctan(Tkωc) = 0. (2.12)
For stabilizing PI controller, we need KP KI > 0 by Lemma 2.3. By the Root-Locus
argument from Lemma 2.5, we assert that both KP and KI have to be positive. One
chooses KI such that
ΦQ2(ω
∗) > −pi, for some ω∗ > 0. (2.13)
Then the range of KP is given by√√√√√√(1 + ω2c1)
n∏
k=1
(1 + T 2k ω
2
c1)






(1 + T 2k ω
2
c2)
1 + ( KIωc2 )
2
, (2.14)
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with ωc1 < ωc2 being the first two phase crossover frequencies solved from





arctan(Tkω) = 0. (2.15)
For illustration, consider a third-order unstable dead time process from [6]:
G¯(s) =
1
(5s− 1)(2s + 1)(0.5s + 1) e
−L¯s. (2.16)
Let L¯ = 0.5. By the normalization technique in section 2.2, one obtains the normalized
process, G(s) = 1(s−1)(0.4s+1)(0.1s+1) e
−0.1s. We have the normalized time delay L as 0.1,
and normalized time constants, T1 = 0.4 and T2 = 0.1. Since L = 0.1 < 1−T1−T2 = 0.5,
it follows from Theorem 2.1 that the process is stabilizable by P/PI controller. One
calculates ωc = 2.1435 from (2.12), and 1 < KP < 3.1864 from (2.11). Let KP = 2, the
P controller is C1(s) = 2, which leads to C¯1(s) = 2. The Nyquist plot of C¯1G¯ is given in
Figure 2.2(a), which indicates a stable closed-loop.
To design PI controller, let KI = 0.05, where (2.13) is met. From (2.15), we obtain
ωc1 = 0.371, and ωc2 = 2.044. Then KP is bounded by (1.070, 2.998), from (2.14). Let
KP = 2, the PI controller is C2(s) = 2(1+0.05/s), which leads to C¯2(s) = 2(1+0.01/s).
The Nyquist plot of C¯2G¯ is given in Figure 2.2(b), which indicates a stable closed-loop.





e−Ls , m ≥ 1, n ≥
0, Tk > 0, L > 0, is not stabilizable by P or PI controller.















and let T˜l →∞, l ∈ {1, 2, ...,m}, giving L < −m∞. 
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Figure 2.2: Stabilization for G(s) of (2.16), L¯ = 0.5.
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2.4 PD/PID controller





e−Ls , n ≥ 0, Tk >









Proof. Sufficiency; For PD controller, C3(s) = KP (1 + KDs), the open-loop frequency
response is







with P + = 1 and v = 0. It follows from Lemma 2.3 that K = −KP < −1, or KP > 1.
Then the loop has magnitude as
MQ3(ω) = KP


















(1 + T 2k ω
2)
× [−K2D(1 + K2Dω2)−1 + (1 + ω2)−1 +
n∑
k=1




that if (1 +
n∑
k=1






T 2k , (2.17)
then the magnitude, MQ3(ω), decreases monotonically from KP . The phase is




with its derivative as
d
dω











1 + T 2k ω
2
.
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T 2k . (2.20)




−L + 1 + KD −
n∑
k=1
Tk > 0, using the assumed condition (2.19), so that there exists
ω∗ > 0 such that ΦQ3(ω
∗) > −pi. In fact, one sees from (2.18) that max(ΦQ3(ω)) never
exceeds 0. Hence, the phase will first increase from −pi, and later decrease back to it with
frequency, and there is one intersection with the negative real axis with ΦQ3(ωc) = −pi
for some positive frequency ωc. In order for the anticlockwise encirclement of the critical
point to occur, this intersection should lie between −1 and 0, that is
MQ3(ωc) < 1, ΦQ3(ωc) = −pi,
or equivalently
1 < KP <
√√√√√(1 + ω2c )
n∏
k=1







where the left inequality, KP > 1, is from the early discussion. And for ω > ωc, MQ3(ω)
is always less than 1 due to (2.17), so that there is no encirclement around the critical
point thereafter. Consequently, there is exactly one anticlockwise encirclement when
(2.19), (2.20) and (2.21) are true, which asserts the stabilization by Lemma 2.1. The
PID case follows from Lemma 2.5.
Necessity; By Lemma 2.4, PD controller, C3(s) = KP (1+KDs), can achieve stabilization
only if H(s) = γn+1s
n+1 + γns
n + ... + γ1s+ γ0, has stable roots only, where the highest-
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T 2k − 1]. Note γn+1 > 0 since L and Tk are positive. Thus γ0 > 0 is necessary for





T 2k + 1 −
n∑
k=1
Tk. Similiary, if PID controller,
C4(s) = KP (1 + KDs +
KI
s ), is used, one obtains H(s) = γn+2s
n+2 + γn+1s
n+1 + ... +




Tk, and the constant term,
γ0 = −3[(L +
n∑
k=1
Tk − 1)2 −
n∑
k=1









is also necessary stabilizability condition by PID controller. 









Tk +1. The parameters for stabilizing PD controller, KD and KP ,
can be found from (2.20) and (2.21), respectively, with the phase crossover frequency ωc
satisfying
−Lωc + arctan(ωc) + arctan(KDωc)−
n∑
k=1
arctan(Tkωc) = 0. (2.22)
For a stabilizing PID controller, we need KP KI > 0 by Lemma 2.3. From Lemma 2.5
together with the results obtained from the PD controller, we assert that all KP , KD
and KI have to be positive. One first chooses KD from (2.20). Then KI should be such
that
ΦQ4(ω
∗) > −pi, for some ω∗ > 0. (2.23)
Then the range of KP is given by√√√√√√(1 + ω2c1)
n∏
k=1
(1 + T 2k ω
2
c1)





(1 + T 2k ω
2
c2)
1 + (KDωc2 − KIωc2 )2
, (2.24)
with ωc1 < ωc2 being the first two phase crossover frequencies solved from





arctan(Tkω) = 0. (2.25)
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Consider again the process (2.16), but with L¯ = 5.5. One obtains the normalized
process as G(s) = 1(s−1)(0.4s+1)(0.1s+1) e
−1.1s. Since L = 1.1 > 1 − T1 − T2 = 0.5, and
L = 1.1 <
√
1 + T 21 + T
2
2 − T1 − T2 + 1 = 1.582, it follows from Theorems 2.2 and
2.1, respectively, that the process is stabilizable by PD/PID controller, but is not sta-
bilizable by P/PI controller. According to (2.20), there exists a stabilizing gain of KD
in the range (0.6, 1.082). Let KD = 0.75. One calculates ωc = 0.6329 from (2.22),
and 1 < KP < 1.1052 from (2.21). Take KP = 1.05. The resultant PD controller is
C3(s) = 1.05(1 + 0.75s), which leads to C¯3(s) = 1.05(1 + 3.75s). The Nyquist plot of
C¯3G¯ is given in Figure 2.3(a), which indicates a stable closed-loop.
To design a PID controller, choose KD in the range of (2.20), say KD = 0.85. One finds
that for KI = 0.03, (2.23) holds. From (2.25), we obtain ωc1 = 0.3959, and ωc2 = 0.7107.
Then KP is bounded by (1.034, 1.117), from (2.24). Take KP = 1.08. The PID controller
is C4(s) = 1.08(1 + 0.85s + 0.03/s), which leads to C¯4(s) = 1.08(1 + 4.25s + 0.006/s).
The Nyquist plot of C¯4G¯ is given in Figure 2.3(b), which indicates a stable closed-loop.





e−Ls , n ≥ 0, Tk >
0, L > 0,





(ii) in case of m ≥ 2, it is not stabilizable by PD or PID controller.
Proof. We discuss for m = 1 first. From Theorem 2.1, there is PI controller, Cˆ2(s) =
KˆP (1 +
KˆI
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Figure 2.3: Stabilization for G(s) of (2.16), L¯ = 5.5.






































under the sufficient condition of L < 1−
n∑
k=1
Tk. The PID case follows from Lemma 2.5.
The necessity of L < 1−
n∑
k=1
Tk, can be verified by Lemma 2.4, similiarly as in Theorem
2.1 or 2.2.















and let T˜l →∞, l ∈ {1, 2, ...,m − 1}, giving L < −(m− 1)∞. 
2.5 Conclusion
In this chapter, the stabilization of a class of unstable all-pole delay processes of ar-
bitrary order with single unstable pole is investigated. The stabilizability conditions by
the four simple controllers are established explicitly in term of the maximum allowable
time delay and they are both necessary and sufficient. The stabilizability results are sum-
marized in Table 2.1 and hold for both low-order and high-order processes. Besides, we
also provide the procedures for determining the parameter ranges of the stabilizing con-
trollers and have demonstrated them through examples. Both stabilizability conditions
and controller design procedures are easy to apply in practical process control.
Chapter 3
PID/lead-lag Stabilization for
Unstable Processes with A Zero
3.1 Introduction
In previous chapter, the stabilizability condition is well studied for unstable processes
with time delay using P/PI/PD/PID controllers. However, the results are only for all
pole processes with no zero in the model. An industrial process could have zero dynamics,
be it stable or unstable. An example of an unstable process with zero dynamics is given
in a jacketed continuous stirred tank model given by Marlin [30]. The stabilizability
results and controller design for stabilization for processes with zero dynamics is therefore
important as well.
The presence of zero poses additional difficulty in controller design. A popular method
is to allow a pole-zero cancellation using the designed controller such that the zero
dynamics is cancelled, and the closed loop system is designed according to the desired
response specifications. In the case of right half plane (RHP) zero, the limitation becomes
more serious. Right half plane zero poses difficulty in stabilization and control, and it
limits the achievable sensitivity of a closed loop system. Any cancellation of the right
26
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half plane zero dynamics should be avoided, otherwise it leads to instability of the closed-
loop [31].
In the control of unstable processes with zero dynamics, several works have been
reported. The IMC scheme is used to tune a PID controller for better performance
[13, 32] where LHP zero is cancelled and any RHP zero has to be retained. Padma
and Chidambaram [33] proposed a method that consists of equating the coefficients of s
both in the numerator and denominator of the closed loop transfer function model which
effectively cancels the stable zero dynamics by introducing a set-point filter for desired
set-point response. These mentioned works, however, focus on better stabilization and
performance design, which does not study the stabilizability limits and conditions for
the controllers used. The stabilizability problem for processes with zero dynamics has
not really been addressed before, to our best knowledge.
In this chapter, we investigate the stabilizability of a class of processes with zero





e−L¯s, α¯ 6= 0, λ > 0, L¯ > 0, by simple controllers,
namely, P/PI/PD/PID or lead-lag controller. We establish the explicit stabilizability
conditions, and also present the procedures for computing the parameters of such stabi-
lizing controllers. Particularly for the case of first-order processes, we have the sufficient
and necessary stabilizability conditions given in Table 3.1 for these controllers. For
higher-order processes, some necessary and/or sufficient stabilizability conditions are
presented.
The rest of the chapter is organized as follows. The problem statement and some
preliminaries are presented in Section 3.2. Section 3.3 is dedicated to the discussion for
the first-order processes. Section 3.4 and 3.5 develops some necessary and/or sufficient
conditions for case of a second-order and higher-order models, respectively. Section 3.6
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concludes the chapter.
Table 3.1: Stabilizability conditions for first-order processes
αs+1
s−1
e−Ls P PI PD/PID Lead-lag
0<α<1 L<1+α L<1+α None L<2
−1<α<0 L<1−|α| L<1−|α| None L<2(1−|α|)
α≥1 None Sufficient condition: None L < 2
L < 1.1
Unless otherwise stated, the stabilizability conditions given are both necessary and sufficient.
None means that no stabilizing controller exists.
3.2 Problem Formulation and Preliminaries







e−L¯s, α 6= 0, λ > 0, L¯ > 0, (3.1)
with additional zero dynamics. Besides the PID controller, C¯(s) = K¯P (1 + K¯Ds +
K¯I
s )
(PID), we present results for lead-lag controller, C¯(s) = K¯L
a¯s+1
b¯s+1
too. The closed loop
system discussed is in an unity output feedback configuration, as depicted in Figure 2.1.
Note that for a lead-lag controller, K¯L, a¯ and b¯ denote, respectively, static gain, lead
term and lag term of the controller. We adopt the formulation in Chapter 2.2, which
scales down the time delay and all time constants by λ, and absorb the process gain K¯
into the controller so that L = L¯/λ, α = α¯/λ, Tk = T¯k/λ, KD = K¯D/λ, KI = K¯Iλ,






e−Ls, α 6= 0, n ≥ 0, Tk > 0, L > 0, (3.2)
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−Ls, α 6= 0, L > 0, (3.3)
G(s) =
αs + 1
(s− 1)(Ts + 1)e
−Ls, α 6= 0, L > 0, T > 0. (3.4)
We then have normalized controller C1(s) = KP , C2(s) = KP (1+
KI
s ), C3(s) = KP (1+
KDs), and C4(s) = KP (1+KDs+
KI
s ), that corresponds to P, PI, PD and PID controller.





, a > 0, b > 0. (3.5)
The corresponding open-loop transfer function, Qi(s), can be expressed in the form
of
Qi(s) = Ci(s)G(s) = K
N(s)
svD(s)
e−Ls, i ∈ {1, 2, 3, 4, 5}, (3.6)
where K is the gain, v a non-negative integer representing type of the loop, N(s) and
D(s) both polynomials of s with N(0) = D(0) = 1. The tools for assessing the stability
of the closed loop formed by (3.6) are mainly based on the Nyquist stability criterion.
In addition to the Lemmas used from Chapter 2, we have used two other Lemmas as
follows, which involve the loop magnitude MQi(ω) and loop phase ΦQi(ω) for Qi(s) in
(3.6).
Lemma 3.1 Given the open-loop Qi(s) in (3.6) with P
+ ≥ 1 unstable poles, a necessary
condition for closed loop stability is that ddωMQi(ω
∗) < 0, for some ω∗ > 0.
Proof. We need MQi(ω) > 1, for some frequency, to encircle the critical point,(-1,0),
due to the P + ≥ 1 unstable poles. It is also necessary to keep MQi(∞) < 1, from Lemma
2.2. Thus ddωMQi(ω
∗) < 0, for some ω∗ > 0 is necessary. 
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Lemma 3.2 For the open-loop Qi(s) in (3.6) with P
+ ≥ 1 unstable poles, it is necessary
that ddωΦQi(ω
∗) > 0, for some ω∗ > 0, to achieve closed-loop stability.
Proof. If the derivative of phase is always non-positive, then only phase lag happens,
and any encirclement around the critical point can only be clockwise. It then follows
from Lemma 2.1 that the closed-loop is unstable. 
3.3 First-order processes
We begin with a first-order processes model of (3.3) with G(s) = αs+1s−1 e
−Ls, α 6=
0, L > 0. Substitute (3.3) as G(s) into (3.6), we have Qi(s), with ∈ {1, 2, 3, 4, 5} which
corresponds to P, PI, PD, PID and lead-lag controller, respectively, as outlined in the
following subsections.
3.3.1 P controller
Theorem 3.1 The process, G(s) = αs+1s−1 e
−Ls, is stabilizable by a P controller if and
only if −1 < α < 1 and L < 1 + α.
Proof. Sufficiency: For P controller, C1(s) = KP , the open-loop frequency response is





with P + = 1 and v = 0. It follows from Lemma 2.3 that K = −KP < −1, or equivalently













2K2P ω(1 + α
2ω2)
(1 + ω2)
[α2(1 + α2ω2)−1 − (1 + ω2)−1]. (3.8)
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The phase is
ΦQ1(ω) = −pi + arctan(ω) + arctan(αω)− Lω, (3.9)










Let −1 < α < 1. Due to |α| < 1, we see from (3.7) and (3.8) that the loop magni-
tude decreases monotonically from KP . It follows immediately that ΦQ1(0) = −pi and
d
dωΦQ1(ω)|ω=0 = 1 + α−L > 0, using the assumed condition L < 1 + α, so that there is
ω∗ > 0 such that ΦQ1(ω
∗) > −pi. In fact, one sees from (3.9) that max(ΦQ1(ω)) never
exceeds 0. Hence, the phase will first increase from −pi, and later decrease back to it with
frequency, and there is one intersection with the negative real axis with ΦQ1(ωc) = −pi
for some positive frequency ωc. In order for the anticlockwise encirclement of the critical
point to occur, this intersection should lie between −1 and 0, that is
MQ1(ωc) < 1, ΦQ1(ωc) = −pi,
or equivalently





where the left inequality, KP > 1, is from the early discussion. And for ω > ωc, MQ1(ω)
is always less than MQ1(ωc) so that there is no encirclement around the critical point
thereafter. Consequently, there is exactly one anticlockwise encirclement when L < 1+α
and (3.11) are true, which asserts the stabilization by Lemma 2.1.
Necessity; One sees from (3.10) that the phase derivative, ddωΦQ1(ω) < 0, ∀ω > 0, for
L ≥ 1 + α. It then follows from Lemma 3.2 that closed-loop stability is not possible.
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Therefore L < 1 + α is necessary.
For |α| ≥ 1, one sees from (3.8) that ddωMQ1(ω) ≥ 0, ∀ω > 0. It then follows from
Lemma 3.1 that P-stabilization is not possible for α ≥ 1 or α ≤ −1. 
To design a stabilizing P controller, C1(s) = KP , for G(s) in (3.3), let KP be obtained





We have α¯ = 0.4, and −0.4, two different cases. By normalization, we obtain G(s) =
αs+1
s−1 e
−0.15s, with L = 0.15, and α = 0.2 or −0.2.
(i) α = 0.2. Since L = 0.15 < 1 + α = 1.2, P-stabilization is possible from Theorem
3.1. Let KP = 1.6, chosen from the range (1, 4.84) given by (3.11). This leads to
C¯1(s) = 1.6.
(ii) α = −0.2. Since L = 0.15 < 1+α = 0.8, P-stabilization is possible from Theorem
3.1. Let KP = 1.4, chosen from the range (1, 3.31) given by (3.11). This leads to
C¯1(s) = 1.4.
The Nyquist plot of C¯1G¯ for (i) and (ii), respectively, given in Figure 3.1(a) and 3.1(b),
indicate a stable closed-loop.
3.3.2 PI controller
For a PI controller, C2(s) = KP (1 +
KI
s ), the open-loop frequency response is
Q2(jω) = C2(jω)G(jω) = KP KI
( 1KI jω + 1)(jαω + 1)
jω(jω − 1) e
−jLω. (3.13)
The loop magnitude is
MQ2(ω) = KP KI
√
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(a) α = 0.2





















(b) α = −0.2
Figure 3.1: P controller
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(1 + ( 1KI )
2




ΦQ2(ω) = −pi + arctan(ω) + arctan(αω)−
pi
2
+ arctan( 1KI ω)− Lω, (3.16)












1 + ( 1KI )
2ω2
− L. (3.17)
Note P + = 1 and v = 1. It follows from Lemma 2.3 that K = −KP < 0, or equiva-
lently KP > 0, is necessary. If max(ΦQ2(ω)) > −pi, then define ωc1 and ωc2, such that
ΦQ2(ωc1) = ΦQ2(ωc2) = −pi, ωc2 > ωc1.
Theorem 3.2 Let G(s) = αs+1s−1 e
−Ls.
(i) When −1 < α < 1, G(s) is stabilizable by PI controller if and only if L < 1 + α.
(ii) When α ≤ −1, G(s) is not stabilizable by PI controller.
Proof. (i) Sufficiency: The sufficiency follows from Lemma 2.5. Necessity: We show
that under L ≥ 1+α, it is not possible for any anticlockwise encirclement to occur around
the critical point. Note the presence of an integrator in the loop, v = 1, causes the initial
phase at zero frequency to be ΦQ2() = −3pi2 . When the frequency increases, one sees from
(3.9), using arctan( 1KI ω) <
pi
2 , arctan(ω) < ω and assumed L ≥ 1 + α, that ΦQ2(ω) <
−pi + arctan(ω) + arctan(αω)−Lω < −pi + ω + αω −Lω < −pi, which implies that the
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loop is unable to penetrate the negative real axis from the 2nd quadrant directly so that
no encirclement around the critical point occur during this first stage. In other words,
the encirclement can occur only after the loop penetrates the negative real axis from the
3rd quadrant, that is, after the loop reaches ΦQ2(ω
∗) = −3pi for some ω∗ > 0. Indeed,
due to time delay, there always exists ω∗ > 0 such that ΦQ2(ω
∗) = −3pi. Then, for any ω
such that ΦQ2(ω) < −3pi, that is, −Lω < − 32pi−arctan(ω)−arctan(αω)−arctan( 1KI ω)























































indicating that the phase keeps decreasing and the resulting encirclement around the
critical point will be always clockwise if any, which excludes any possibility of the anti-
clockwise encirclement of the critical point. 
(ii) Due to L > 0, we have L ≥ 1 + α when α ≤ −1. The condition of L ≥ 1 + α negates
the PI-stabilizability, as seen in the necessity proof in (i). 
For α ≥ 1, the stabilizable delay bound L is obtained from both sufficiency and
necessity. Sufficiency: We look for a loop such that: 1)gain monotonically decreases,
d
dωMQ2(ω) < 0, 2)phase will be greater than −pi, max(ΦQ2(ω)) > −pi. These two
combined conditions guarantee an anticlockwise encirclement of the critical point as
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MQ2(ω) < 0, ∀ω > 0
}
. (3.18)
To solve (3.18) for a given α ≥ 1, find KI such that max{ ddωMQ2(ω)} = 0, ∀ω > 0, from
(3.15). Then L is obtained from (3.16), such that max(ΦQ2(ω)) = −pi. The time delay
bound L, sufficient for PI-stabilizability is given by the solid line in Figure 3.2.
Necessity: As seen in (i), max(ΦQ2(ω)) > −pi is necessary. In terms of the magni-
tude, MQ2(ωc1) > MQ2(ωc2) is necessary to form anticlockwise encirclement. These two





∣∣∣ MQ2(ωc1) > MQ2(ωc2), ωc2 > ωc1}, (3.19)
for a given α ≥ 1. To solve (3.19) for a given α ≥ 1, perform iteration on L, beginning
from a small L. In each iteration, obtain KI and ωc, such that max(ΦQ2(ω)) = −pi,
where ΦQ2(ωc) = −pi. Then evaluate ddωMQ2(ωc). Stop the iteration until one reaches
to a larger L, that leads to a smaller KI and ωc, such that
d
dωMQ2(ωc) = 0. The dashed
line in Figure 3.2 shows the time delay bound L, necessary for PI-stabilizability.
Note that stabilizable L under the sufficiency and necessity condition are actually
quite close to each other, as seen in Figure 3.2. One sees that the stabilizability is ascer-
tained for L < 1.1, under any α ≥ 1. The stabilizable delay bound L approaches to 2,
when α increases to ∞.
To design a stabilizing PI controller, C2(s) = KP (1 +
KI
s ), for G(s) in (3.3), when
−1 < α < 1 and L < 1 + α, one chooses a KI such that
max{ΦQ2(ω)} > −pi. (3.20)
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Figure 3.2: Stabilizable delay bound L for α ≥ 1
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On the other hand, when α ≥ 1 and L is within the stabilizable range given in Figure
3.2, one chooses a KI such that the two conditions in (3.18) hold, and KP obtained from
(3.21).
For illustration, consider G¯(s) in (3.12). Let α¯ = 0.4,−0.4, and 2.2, for three different
cases.
(i) α = 0.2. Let KI = 5, so that (3.20) is true, and choose KP = 1.5, from the range
(0.78, 4.61) given by (3.21). This leads to C¯2(s), with K¯P = 1.5, and K¯I = 2.5.
(ii) α = −0.2. Let KI = 0.1, so that (3.20) is true, and choose KP = 1.5, from
the range (1.04, 3.30) given by (3.21). This leads to C¯2(s), with K¯P = 1.5, and
K¯I = 0.05.
(iii) α = 1.1. Note L is within the stabilizable range given in Figure 3.2. Choose
KI = 2, so that the two conditions in (3.18) are true, and choose KP = 0.5, from the
range (0.33, 0.91) given by (3.21). This leads to C¯2(s), with K¯P = 0.5, and K¯I = 1.
The Nyquist plot of C¯2G¯ for case (i) to (iii), given in Figure 3.3(a), 3.3(b), and 3.3(c),
respectively, indicate a stable closed-loop.
3.3.3 PD/PID controller
By Lemma 2.2, one sees that no PD/PID controller can stabilize such a process due
to the improperness of Q(s), which leads to infinite loop gain when ω →∞.
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(a) α = 0.2





















(b) α = −0.2



















(c) α = 1.1
Figure 3.3: PI controller
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3.3.4 Lead-lag controller
For a lead-lag controller, C5(s) = KL
as+1
bs+1 , a > 0, b > 0, the open-loop frequency
response is
Q5(jω) = C5(jω)G(jω) = KL
(jaω + 1)(jαω + 1)
(jbω + 1)(jω − 1) e
−jLω. (3.22)
The loop magnitude is
MQ5(ω) = KL
√
(1 + a2ω2)(1 + α2ω2)
(1 + b2ω2)(1 + ω2)
, (3.23)









2ω(1 + a2ω2)(1 + α2ω2)
(1 + b2ω2)(1 + ω2)
[a2(1 + a2ω2)−1
+α2(1 + α2ω2)−1 − b2(1 + b2ω2)−1 − (1 + ω2)−1]. (3.24)
The phase is
ΦQ5(ω) = −pi + arctan(ω) + arctan(αω) + arctan(aω)− arctan(bω)− Lω, (3.25)















Note P + = 1 and v = 0. It then follows from Lemma 2.3 that K = −KL < −1, or
equivalently KL > 1, is necessary.
Theorem 3.3 The process, G(s) = αs+1s−1 e
−Ls, is stabilizable by a lead-lag controller if
and only if
(i) L < 2 for α > 0; and
(ii) L < 2(1− |α|) for α < 0, which implies that G(s) is not stabilizable for α ≤ −1.
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−pi + arctan(ω) + arctan(aω)− Lω, if α > 0

















− L, if α < 0.
(3.29)
It follows from (3.27) that if a < 1, then the magnitude, MQ5(ω), decreases monotonically
from KL. Under the assumed condition,
L < 2, if α > 0 (3.30)
L < 2(1− |α|), if α < 0, (3.31)
it is possible to choose a within the following non-empty set:
L− 1 < a < 1, if α > 0 (3.32)
L− 1 + 2|α| < a < 1, if α < 0, (3.33)
so that ddωΦQ5(ω)|ω=0 > 0, from (3.29). It then follows from (3.28) that ΦQ5(0) = −pi,
and there exists ω∗ > 0 such that ΦQ5(ω
∗) > −pi. It is easy to verify that max(ΦQ5(ω))
never exceeds 0. Hence, the phase will first increase from −pi, and later decrease back to
it with frequency, and there is one intersection with the negative real axis with ΦQ5(ωc) =
−pi for some positive frequency ωc. In order for the anticlockwise encirclement of the
critical point to occur, this intersection should lie between −1 and 0, that is
MQ5(ωc) < 1, ΦQ5(ωc) = −pi,
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or equivalently





where the left inequality, KL > 1, is from the early discussion. And for ω > ωc, MQ5(ω)
is always less than MQ5(ωc), due to monotonic decreasing loop magnitude, so that there
is no encirclement around the critical point thereafter. Consequently, there is exactly
one anticlockwise encirclement when (3.30), (3.32) and (3.34) are true for α > 0, or
(3.31), (3.33) and (3.34) are true for α < 0, together with b = |α|, which then asserts the
stabilization by Lemma 2.1. 
Necessity: We now prove that it is not possible for a lead-lag controller to stabilize G(s),
under L ≥ 2, α > 0, or under L ≥ 2(1 − |α|), α < 0. For a lead-lag controller, C5(s) =
KL
as+1





γ < 1 is necessary by Lemma 2.2, then a < γ. The necessity of max(ΦQ5(ω)) > −pi
is shown in Appendix A.
Consider α ≤ −1. It follows from (3.25) that
ΦQ5(ω) = −pi +
[
arctan(ω)− arctan(|α|ω)]+ arctan(aω)− arctan(bω)− Lω
< −pi + [arctan(ω)− arctan(|α|ω)]+ [arctan(γω)− arctan(γ|α|ω)]− Lω,
given a < γ. By the fact that arctan(x) < arctan(y) if x < y, one sees that max(ΦQ5(ω)) <
−pi, under α ≤ −1, and L > 0. Stabilization is impossible under any L > 0, when
α ≤ −1.
Consider α > −1. Appendix B shows that a > 1 − |α| + γ|α|, is necessary under
L ≥ 2, α > 0, or L ≥ 2(1− |α|), α < 0, to have max(ΦQ5(ω)) > −pi. Combined with the
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previous conclusion of a < γ, we choose a in the following non-empty set:
1− |α|+ γ|α| < a < γ, (3.35)
causing a phase lead initially from ΦQ5(0) = −pi. Note from (3.25) that ΦQ5(ω) never
exceeds 0, that is, the Nyquist plot will depart from the negative real axis with phase lead,
and then intersect back the negative real axis at some positive frequency ωc, due to phase
lag thereafter. This implies that ΦQ5(0) = −pi, ΦQ5(ωc) = −pi, and ΦQ5(ω) > −pi, for
0 < ω < ωc. An encirclement is then formed at the negative real axis between ω = 0 and
ωc. In addition, we need the magnitude to meet MQ5(ωc) < MQ5(0) for an anticlockwise
encirclement, which is however not possible as the discussion below validates that only
MQ5(ωc) > MQ5(0) happens, indicating that stabilization is impossible.
Check for the derivative of the loop magnitude under a from (3.35), and b , γ|α|,
γ > 0. It follows from a ≥ 1− |α|+ γ|α|, and a < γ, that
(a + |α|)2 ≥ (γ|α| + 1)2
(a + |α|)2 − 2a|α| > (γ|α| + 1)2 − 2γ|α|
a2 + |α|2 > γ2|α|2 + 1,
which implied by (3.24) that ddωMQ5(ω)|ω=0+ > 0. This shows that the loop magnitude
increases initially, instead of decreases. Define ωg as the frequency where the loop mag-
nitude returns to MQ5(0), that is, MQ5(ωg) = MQ5(0) = KL. Then it is clear that for
any positive ω such that ω < ωg, we have MQ5(ω) > KL = MQ5(0). We now show that
ωc is always such that ωc < ωg, which leads to MQ5(ωc) > MQ5(0). For a = 1−|α|+γ|α|,
there holds ωg > 0 because of
d
dωMQ5(ω)|ω=0+ > 0, and ωc = 0. Then ωg > ωc. For




which is obtained from
(3.23). Note that MQ5(ω) and ΦQ5(ω) are, respectively, continuous functions of a, and
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when a goes from the lower extreme, a = 1 − |α| + γ|α|, to the upper extreme, a = γ,
we have (ωg − ωc) increases to ∞. It follows by continuity argument that for any a in
between the two extremes, that is, 1− |α| + γ|α| < a < γ, we have ωg > ωc. This leads
to MQ5(ωc) > MQ5(0). 
To design a stabilizing lead-lag controller,C5(s) = KL
as+1
bs+1 , for G(s) in (3.3), let
b = |α|. Set a according to (3.32) or (3.33), respectively, for α > 0 or α < 0 (note that
a should always be chosen positive to avoid the degrading effects of an unstable zero).






which is already in the normalized form. Let α = 0.3,−0.3, and 1.3, for three different
cases.
(i) α = 0.3. Since α > 0, and L = 0.2 < 2, it follows from Theorem 3.3 that
stabilization is possible by lead-lag controller. Set b = |α| = 0.3, and a should lie in
(−0.7, 1) from (3.32). Let a = 0.5, then we set KL = 1.4, from the range (1, 1.99)
given by (3.34).
(ii) α = −0.3. Since α < 0, and L = 0.2 < 2(1 − |α|) = 1.4, it follows from Theorem
3.3 that stabilization is possible by lead-lag controller. Set b = |α| = 0.3, and a
should lie in(−0.1, 1) from (3.33). Let a = 0.5, then we set KL = 1.4, from the range
(1, 1.82) given by (3.34).
(iii) α = 1.3. Since α > 0, and L = 0.2 < 2, it follows from Theorem 3.3 that
stabilization is possible by lead-lag controller. Set b = |α| = 1.3, and a should lie in
(−0.7, 1) from (3.32). Let a = 0.5, then we set KL = 1.4, from the range (1, 1.99)
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given by (3.34).
The Nyquist plot of C5G, for case (i) to (iii), are given in Figure 3.4(a) and 3.4(b), indi-
cating a stable closed-loop, respectively. Note that the plot of case (i) coincides with (iii).





















(a) α = 0.3, α = 1.3





















(b) α = −0.3
Figure 3.4: Lead-lag controller
3.4 Second-Order Processes
In the preceding sections, we are able to get stabilizability conditions, most of which
are both necessary and sufficient. In this section, we consider a second-order model,
G(s) =
αs + 1
(s− 1)(Ts + 1)e
−Ls, α 6= 0, L > 0, T > 0.
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But the stabilizability analysis gets harder, due to the presence of additional pole dy-
namics, but it is possible to obtain some necessary conditions.
Corollary 3.1 The process, G(s) = αs+1(s−1)(Ts+1)e
−Ls, is stabilizable by PD controller
only if L < 2.




to stabilize Gˆ(s) = αs+1(s−1)e
























with the case where Cˆ5(s) stabilizes Gˆ(s), the freedom in designing bˆ is lost, as bˆ is no
longer a controller parameter, but a plant parameter in G(s). The necessity of L < 2
still applies. But satisfying L < 2 alone, does not guarantee the existence of a stabilizing
PD controller, C3(s). 
Corollary 3.2 The process, G(s) = αs+1(s−1)(Ts+1)e
−Ls, is stabilizable by a P controller
only if L <
√
1 + T 2 − T + 1.
Proof. Necessity: From [27], there is exists some PD controller, Cˆ3(s) = KˆP (KˆDs+1) to
stabilize Gˆ(s) = 1(s−1)(Ts+1)e
−Ls if and only if L <
√
1 + T 2 − T + 1. Rewrite Gˆ(s)Cˆ3(s)





(s− 1)(Ts + 1)e
−Ls
][















the freedom in designing KˆD is lost, leaving only the necessity of L <
√
1 + T 2 − T + 1
to be valid. 
3.5 Higher-Order Processes






e−Ls, α 6= 0, L > 0. Substitute (3.2) as G(s) into (3.6), we have
Qi(s), with ∈ {1, 2, 3, 4, 5} which corresponds to P, PI, PD, PID and lead-lag controller,
respectively, as outlined in the following subsections.
3.5.1 P/PI controller











Tk + 1, α > −1. (3.36)




(Tks + 1), K = −Kp, and v = 0, respectively, according to Lemma 2.4. And
stabilization is achieved only if H(s) = γn+1s
n+1 + γns
n + ... + γ1s + γ0, has stable roots




Tk, and the constant term is
γ0 = −[(L +
n∑
k=1
Tk − 1)2 −
n∑
k=1
T 2k − 1]. Note γn+1 > 0 since L and Tk are positive. Thus
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if a PI controller, C2(s) = KP (1 +
KI
s ), is used, one has N(s) = (
1
KI




(Tks+1), K = −KpKI , and v = 1, respectively, according to Lemma
2.4. One then obtains H(s) = γn+2s
n+2+γn+1s
n+1+...+γ1s+γ0, with the highest-degree





















Tk is also necessary a stabilizability condition
by PI controller.
We now show that P and PI-stabilization is not possible if α ≤ −1. With a P
controller, C1(s) = KP , the open-loop frequency response is
Q1(jω) = C1(jω)G(jω) =






Note from (3.37), we have P + = 1 and v = 0. It follows from Lemma 2.3 that K =
−KP < −1, or KP > 1. Then the phase is




Due to the fact that arctan(ω) − arctan(|α|ω) ≤ 0 when α ≤ −1, one sees from (3.38)
that
ΦQ1(ω) = −pi + arctan(ω)− arctan(|α|ω)−
n∑
k=1




under an α ≤ −1. Since ΦQ1(ω) is always decreasing with frequency, any encirclement
around the critical point can only be clockwise. Then the closed-loop is unstable from
Lemma 2.1. For stabilization by a PI controller, C2(s) = KP (1 +
KI
s ), we have the
open-loop frequency response as
Q2(jω) = C2(jω)G(jω) = KPKI
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e−jLω , with T1 →∞, such that Q˜2(jω) ≈
Q2(jω). The phase of Q˜2(jω), is given by Φ˜Q2(ω) = −pi + arctan(ω) + arctan(αω) +
arctan( 1KI ω) − arctan(T1ω) −
n∑
k=2
arctan(Tkω) − Lω. Consider for α ≤ −1. One sees
that arctan( 1KI ω) − arctan(T1ω) < 0, and arctan(ω) − arctan(|α|ω) ≤, ∀ω > 0, due
to T1 → ∞ and α ≤ −1, respectively. One thus sees that the continuous decreasing
loop phase negates the stability of the closed-loop of Q˜2(jω) negates the stability of the
closed-loop of Q˜2(jω). And it follows from the continuity theorem that Q2(jω) is also
not stabilizable. 












Proof. Note that α > −1 in (3.39) is from Theorem 3.4. For P controller, the open-loop


















The loop has its magnitude as
MQ1(ω) = KP


















(1 + T 2k ω
2)
[−α2(1 + α2ω2)−1 + (1 + ω2)−1 +
n∑
k=1




that if (1 +
n∑
k=1






T 2k , (3.41)
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then the magnitude, MQ1(ω), decreases monotonically from KP . It follows immediately
that ΦQ1(0) = −pi and ddωΦQ1(ω)|ω=0 = 1+α−
n∑
k=1
Tk−L > 0, using the assumed condition
L < 1 + α −
n∑
k=1
Tk, so that there is ω
∗ > 0 such that ΦQ1(ω
∗) > −pi. In fact, one sees
from (3.38) that max(ΦQ1(ω)) never exceeds 0. Hence, the phase will first increase from
−pi, and later decrease back to it with frequency, and there is one intersection with
the negative real axis with ΦQ1(ωc) = −pi for some positive frequency ωc. In order for
the anticlockwise encirclement of the critical point to occur, this intersection should lie
between −1 and 0, that is, MQ1(ωc) < 1, ΦQ1(ωc) = −pi, or equivalently
1 < KP <
√√√√√(1 + ω2c ) n∏k=1(1 + T 2k ω2)
1 + α2ω2c
, (3.42)
where the left inequality, KP > 1, is from the early discussion. And for ω > ωc, MQ1(ω)
is always less than 1, due to (3.41), so there is no encirclement around the critical point
thereafter. Consequently, there is exactly one anticlockwise encirclement when (3.39)
and (3.42) are all true, which asserts the stabilization by Lemma 2.1. The PI case fol-
lows from Lemma 2.2. 
We illustrate the design of P/PI controller through the following example. Consider
a higher-order unstable dead time process described by
G(s) =
αs + 1
(s− 1)(T1s + 1)(0.2s + 1)2 e
−Ls. (3.43)
Case (i): α = 1.2, T1 = 1.1, L = 0.1. Since L = 0.1 < α − T1 − T2 − T3 + 1 = 0.7,
and −1 < α = 1.2 <
√




3 = 1.513, it follows from Theorem 3.5 that
the sufficient P/PI stabilizability condition is met. For P controller design, set KP = 2
from (3.42). The Nyquist plot of C1G in Figure 3.5(a) indicates a stable closed-loop.
To design a PI controller, let have KI = 0.2, such that max(ΦQ2(ω)) > −pi. Then set
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KP = 2, such that MQ2(ωc1) > 1 > MQ2(ωc2), where ωc1 and ωc2 are the frequency
where the loop phase, ΦQ2(ω), is −pi, and ωc2 > ωc1 . The Nyquist plot of C2G, in Figure
3.5(b), also shows a stable closed-loop.














(a) α = 1.2, T1 = 1.1, L = 0.1.

















(b) α = 1.2, T1 = 1.1, L = 0.1.















(c) α = 1.1, T1 = 1.7, L = 0.1.

















(d) α = 1.1, T1 = 1.7, L = 0.1.
Figure 3.5: P/PI controller for G(s) of (3.43)
Case (ii): α = 0.3, T1 = 1.6, L = 1. Since L = 1 >
√




3 − T1 − T2 −
T3 + 1 = 0.908, it follows from Theorem 3.4 that no P or PI controller can stabilize such
process. We show that PD or PID-stabilization, however, is achievable for such a process
in the next section.
Case (iii): α = 1.1, T1 = 1.7, L = 0.1. Due to L = 0.1 <
√
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T1 − T2 − T3 + 1 = 0.892 and α > −1 the necessary condition for P/PI-stabilization is
satisfied. However due to L = 0.1 > α−T1−T2−T3 +1 = 0, it follows from Theorem 3.5
that the sufficient condition for P/PI-stabilization is violated. The process may or may
not be stabilizable. Let us try to design a P controller. Set KP = 2, giving the Nyquist
plot of C1G in Figure 3.5(c) that shows a stable closed-loop. Then Lemma 2.5 implies
PI-stabilization in this case. To design a PI controller, let have KI = 0.02, such that
we have max(ΦQ2(ω)) > −pi. Then set KP = 2.5, such that MQ2(ωc1) > 1 > MQ2(ωc2),
leads to a stable closed-loop, indicated by Figure 3.5(d)
3.5.2 PD/PID controller


















Tk)− L3 > 0 .
(3.44)
Proof. Note that with a PD controller, C3(s) = KP (1 + KDs), one has N(s) =
(1 + KDs)(αs + 1), D(s) = (−s + 1)
n∏
k=1
(Tks + 1), K = −Kp, and v = 0. According
to Lemma 2.4, stabilization is achieved only if H(s) = γn+1s
n+1 + γns
n + ... + γ1s + γ0,




Tk, and the con-
stant term, γ0, is given by (3.44). Note that γn+1 > 0 since L and Tk are positive. Thus
γ0 > 0, or equivalently, (3.44) is necessary for stability of H(s). Similiary, if PID con-
troller, C4(s) = KP (1+KDs+
KI




D(s) = (−s + 1)
n∏
k=1
(Tks + 1), K = −KpKI , and v = 1. According to Lemma 2.4, one
then obtains H(s) = γn+2s
n+2 +γn+1s
n+1 + ...+γ1s+γ0, with the highest-degree coeffi-
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Tk, and the constant term, γ0, which is actually in the form of (3.44)
with additional coefficient of 4. Thus (3.44) is also a necessary stabilizability condition
by a PID controller. 




















Tk + 1, (3.45)
with β2 , min{
p∑
i=1
δ2i such that δi ∈ (Tk, 1), p ≤ n, β2 ≥ α2 }.
Proof. For a PD controller, C3(s) = KP (1 + KDs), the open-loop frequency response is
Q3(jω) = C3(jω)G(jω) = KP






with P + = 1 and v = 0. It follows from Lemma 2.3 that K = −KP < −1, or equivalently









,1), let’s form β using δi ∈ (Tk, 1),
such that β2 = min(
p∑
i=1
δ2i ) ≥ α2. Then we express and bound the loop magnitude
MQ3(ω) as
MQ3(ω) = KP
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it follows that if (1 +
n∑
k=1






T 2k − β2,
then the magnitude bound, M¯Q3(ω), decreases monotonically from KP . As from the



























= 1 + α + KD −
n∑
k=1
Tk − L (3.48)
From (3.48), one needs










T 2k − β2 + α−
n∑
k=1
Tk + 1, (3.49)









T 2k − β2 (3.50)
which is not empty. With KD in the range given by (3.50), it follows that ΦQ3(0) = −pi
and ddωΦQ3(ω)|ω=0 > 0, using the assumed condition (3.49), so that there exists ω∗ > 0
such that ΦQ3(ω
∗) > −pi. In fact, one sees from (3.47) that max(ΦQ3(ω)) never exceeds
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pi/2. Hence, the phase will first increase from −pi, and later decrease back to it with
frequency, due to non-zero time delay, and there is one intersection with the negative real
axis with ΦQ3(ωc) = −pi for some positive frequency ωc. In order for the anticlockwise
encirclement of the critical point to occur, we need MQ3(0) > 1, and MQ3(ωc) < 1, or
equivalently
1 < KP <
√√√√√ (1 + ω2c )
n∏
k=1





c )(1 + β
2ω2c )
, (3.51)
to form an intersection that lies between −1 and 0. Indeed such a KP in (3.51) yields
MQ3(0) = M¯Q3(0) > 1, and MQ3(ωc) ≤ M¯Q3(ωc) < 1 from (3.46). And for ω > ωc,
MQ3(ω) is always less than 1 due to the monotonic decreasing of the bound M¯Q3(ω), so
that there is no encirclement around the critical point thereafter. Consequently, there
is exactly one anticlockwise encirclement when (3.45), (3.50) and (3.51) are true, which
asserts the stabilization by Lemma 2.1. The PID case follows from Lemma 2.5. 
Let’s consider case(iii) in (3.43) again to illustrate the design of the PD/PID con-
troller. We have |α| = 1.1 <
√




3 − T 23 = 1.982, let’s form β2 = 1.72 ≥
α2 = 1.21. Verify that L = 0.1 <
√




3 − T 23 − β2 +α−T1−T2−T3 +1 =
1.039. Thus sufficient PD/PID stabilization condition is verified from Theorem 3.7. Re-
call that such a process verifies only the necessary stabilization condition for P/PI sta-
bilization discussed previously. For PD controller design, set KD = 0.8, and KP = 3.5,
respectively, from (3.50) and (3.51). The Nyquist plot of C3G in Figure 3.6(a) indicates
a stable closed-loop. To design a PID controller, choose KI = 0.35, such that we have
max(ΦQ4(ω)) > −pi. With KP set at 3.5, then MQ4(ωc1) > 1 > MQ4(ωc2). This leads to
a stable closed-loop, given in Figure 3.6(b).
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Recall that P/PI stabilization is not possible for case(ii) in (3.43). Let us now consider
PD/PID stabilization instead. We have |α| = 0.3 <
√




3 − T 23 = 1.897,
β2 = 12 ≥ α2 = 0.09. Note that L = 1.0 >
√




3 − β2 + α − T1 −
T2 − T3 + 1 = 0.925. The sufficient condition from Theorem 3.7 is violated. However
the necessity condition is met since substitution of the process’s parameters into (3.44)
yields 7.06 > 0 from Theorem 3.6. The process may or may not be stabilizable. Let us
try to design a PD controller. Set KD = 2, and KP = 1.01, giving an anti-clockwise
encirclement in the Nyquist plot of C3G in Figure 3.6(c). The PD-stabilization implies
PID-stabilization by Lemma 2.5. To design a PID controller, let KI = 0.01, such that
we have max(ΦQ4(ω)) > −pi. Then set KP = 1, such that MQ4(ωc1) > 1 > MQ4(ωc2),


















(a) α = 1.1, T1 = 1.7, L = 0.1.

















(b) α = 1.1, T1 = 1.7, L = 0.1.

















(c) α = 0.3, T1 = 1.6, L = 1.





















(d) α = 0.3, T1 = 1.6, L = 1.
Figure 3.6: PD/PID controller for G(s) of (3.43)
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which leads to a stable closed-loop, indicated by Figure 3.6(d)
3.6 Conclusion
In this chapter, the stabilization of unstable processes with zero dynamics is inves-
tigated. The stabilizability conditions are derived in terms of the zero dynamics and
maximum allowable time delay together with the controller design and parameteriza-
tion. For first-order plus delay case, we derive the complete stabilizability conditions for
P/PI/PD/PID and lead-lag controller, which are listed in Table 3.1. It is worthwhile to
note that PI-stabilizability is different from P-stabilizability for such processes (see Table
3.1). The presence of zero dynamics in a first-order process renders it non-stabilizable by
a PD/PID controller under any condition, due to the resultant improper open-loop. For





with Large Time Delay
4.1 Introduction
In [5], it was pointed out that for a first-order unstable process, a normalized time
delay less than 1 is required for P/PI stabilization, and less than 2 for PD/PID stabi-
lization. Beyond such time delay bound, to our best knowledge, no current research has
solutions for stabilization.
One popular and powerful tool in control theory lies in the use of internal model
control (IMC) principle. The IMC principle has been well studied and used to tune
conventional PID controllers in a wide range of industrial processes, mostly of stable
behavior. The development for unstable systems is not straightforward as simply can-
cellation of unstable pole or zero in obtaining the IMC filter can lead to instability of
the final control design [34]. Specific types of unstable processes such as first-order or
second-order processes have been reported with IMC control design used for stabilization
as well as performance [12,13,35]. In [6], a more general design was presented that is ap-
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plicable for complex unstable processes. The work proposes using a high-order controller
in lieu of a PID controller for better control performance and robustness whenever the
PID controller is unable to meet the specifications. However stabilizability aspect and
limit of such a controller derived by the IMC principle have not yet been studied.
Genetic algorithm is optimization technique based on simulating the phenomena that
takes place in the evolution of species and adapting it to an optimization problem.
The search process, based on the Darwinian theory of survival of the fittest, allows
the solution to evolve into a superior solution. Genetic algorithm has demonstrated its
usefulness in deriving controllers for both stable and unstable processes with the most
popular use in finding the three optimum gains in a PID controller to satisfy the design
specifications [36, 37]. It remains a good and effective tool especially when a controlled
system is difficult and complex to solve analytically whereas it is possible to solve it from
computational aspects.
Exploiting the two popular tools, namely IMC and genetic algorithm, we design sta-
bilization solutions for a first-order time delay unstable process that leads to a stabilizer
in higher-order form which overcomes the PID stabilizability limitation as addressed be-
fore. Our approach is to convert the time delay system to a rational model by Pade
approximation. Then we derive stabilizing controller for the approximated system, and
check if the controller also stabilizes the true system via a theorem that is derived from
robust stability in frequency domain.
This chapter is organized as follows. In section 4.2, the limitation of the PID con-
troller and Pade approximation are detailed. The concept of stabilizing an approximated
system and a theorem to assess the stabilizabilty of the true system are presented. With
the outlined approach, the design via the IMC principle and genetic algorithm are re-
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spectively presented in section 4.3 and 4.4. Finally, some concluding remarks are drawn.
4.2 Problem Formulation and Preliminaries




−L¯s. λ > 0, L¯ > 0, k 6= 0 (4.1)
In [5], the stabilizability of process (4.1) by PID controller is given by the conditions
(4.2) and (4.3).
L¯/λ < 1 for P/PI stabilization. (4.2)
L¯/λ < 2 for PD/PID stabilization. (4.3)
System (4.1) is an infinitesimal order due to the presence of time delay e−L¯s. We use















k!(r − k)! (L¯s)
k, (4.6)
respectively, to convert (4.1) to a rational finite dimensional system. Substitute (4.4)






) ≈ G(s), (4.7)
to approximate G(s).
The finite dimensional approximated Gˆ(s) of (4.7) poses a more favorable and easier
stabilization problem than G(s) of (4.1) due to the availability of various classical control
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design tool such as pole placement, root locus, IMC etc which may become invalid or
not directly applicable to an infinite dimensional system. One should note that the
controller that stabilizes the approximated system may lead to unstable behavior of the
true system particularly when a low-order Pade approximation is used for a substantial
larger time delay [39]. A sufficient order of approximation should be used with the
drawback of computational complexity. Note that it is also not possible to approximate
the time delay operator e−L¯s arbitrarily close by rational functions in the sense of the
H∞ norm [40]. The problem of choosing the order of approximation a priori can be
difficult.
4.2.1 Approach
Definition 4.1 (largest gain crossover frequency, ωg): For an open loop transfer func-
tion, G(s)C(s), suppose that the magnitude of the loop decreases to less than 1 over the
frequency ω. Then the largest gain crossover frequency, ωg is defined by the frequency
where ∣∣∣G(jωg)C(jωg)∣∣∣ = 1, and ∣∣∣G(jω)C(jω)∣∣∣ < 1, ∀ω > ωg (4.8)
We design C(s) to stabilize Gˆ(s) as in Figure 4.1, where Gˆ(s) is an approximation
of G(s) in (4.1). The closed-loop system is in an unity feedback configuration, and the





Given C(s) stabilizes Gˆ(s), can C(s) stabilize G(s) too? Theorem 4.1 gives the
answer.
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Figure 4.1: C stabilizing Gˆ(s)
Theorem 4.1 Let C(s) stabilize Gˆ(s) in (4.7). Then C(s) also stabilizes G(s) in (4.1)




∣∣∣ < 1, 0 ≤ ω ≤ ωg (4.10)
Proof. We model the problem in the multiplicative uncertainty form given in Figure 4.2.
Let Gˆ(s) of (4.7) denote the nominal plant whereas G(s) of (4.1) represent the perturbed
plant. Note that Gˆ(s) = G(s)eL¯s
np(s)
dp(s)




we have Gˆ(s)(1 +WI(s))C(s) = G(s). This represents a special case of multiplicative
uncertainty problem that contains only one instead of an infinite number of perturbed
plants. The well known robust stability criterion [41] is used to deduce stability under
the perturbed plant G(s) from the given nominal stability of the closed loop system
Gˆ(s)C(s) and it is valid for unstable plant as well with the condition that the nominal
and perturbed plant have the same number of unstable poles. This condition is verified
since Gˆ(s) and G(s) both contain the same unstable pole. Using the robust stability
criterion, the stability is preserved for the perturbed plant, G(s), when






)TGˆC(jω)| < 1, ∀ω > 0. (4.11)
Furthermore, note that |Gˆ(jω)C(jω)| = |G(jω)C(jω)|, due to Pade approximation
(4.4) preserves magnitude. The two loops share the same magnitude response and thus
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Figure 4.2: Multiplicative uncertainty model
the same ωg. From ωg onwards, Gˆ(jω)C(jω) = G(jω)C(jω) < 1, ∀ω > ωg, which means
no more Nyquist encirclement is possible. This is because loop magnitude smaller than
1 for ω > ωg. The condition of the loop magnitude less than 1 after ωg combined with
the fact that |(np(s)dp(s) )| = 1 from (4.5) and (4.6), which then reduces the requirement of
(4.11) into (4.10). 








, 0 ≤ ω ≤ ωg. (4.12)
Obviously, for a given C(s), Theorem 4.1 is verified when 4(C) < 1. There exists an











, 0 ≤ ω ≤ ωg (4.13)
can be achieved.
Our goal is to design C(s) from Gˆ(s) that verifies Theorem 4.1, which in turn solves
the stabilization problem of G(s). We show that the two different methods, one involv-
ing genetic algorithm, and the other using the IMC principle, in the next two sections,
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respectively. Basically, the stabilization problem of G(s) in (4.1) is converted to a stabi-
lization problem of the finite dimensional system Gˆ(s) of (4.7), which produces C(s) as
a solution. Theorem 4.1 is then used to check if C(s) stabilize G(s) too.
4.3 The IMC Principle
We use the proposed IMC structure from [42] for the unstable process Gˆ(s) of (4.7) as
in Figure 4.3. The main difference of the configuration with the original IMC scheme [43]
is that the internal model used retains only the stable part of Gˆ(s). Rewrite Gˆ(s) of (4.7)

















The two theorems from [42] are used:
Theorem 4.2 The system in Figure 4.3 is internally unstable if the internal model used
has any unstabe pole which is the same as that of Gˆ(s). 
Theorem 4.3 The IMC control system in Figure 4.3 with the internal model given by
the stable part of Gˆ(s) is internally stable if and only if Cˆ+(s) stabilizes Gˆ+(s). 
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Figure 4.3: Stabilization under the proposed IMC principle
We choose Gˆ−(s) in (4.16) as the internal model for the IMC scheme, where Gˆ−(s)
is free of the unstable pole in Gˆ(s) of (4.14). Note that Gˆ(s) − Gˆ−(s) = Gˆ+(s), that
gives a first-order unstable process, Gˆ+(s) of (4.15). We design Cˆ+(s) to stabilize Gˆ+(s).
According to the two Theorems mentioned above, the closed loop system in Figure 4.3 is
internally stable, or equivalently Gˆ(s) is stabilized. The stabilization problem of a high
order Gˆ(s) of an order of np + 1 is reduced to the problem of stabilizing a first-order
Gˆ+(s), which is then easier.
We discuss the design of Cˆ+(s), which acts as the stabilizing controller for Gˆ(s) −





, τ > 0, kCˆ+ > 0, (4.17)
as a first-order lag. Set τ as
τ = 0.5λ, (4.18)
and set kCˆ+ as
kCˆ+ > 1/A. (4.19)
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The characteristic equation D(s) = 1 + Gˆ+(s)Cˆ+(s) = 0 is re-written as
D(s) = (λs− 1)(τs + 1) + AkCˆ+
= λτs2 + (λ− τ)s− 1 + AkCˆ+ (4.20)
Note that (4.20) is a second-order polynomial with all positive coefficients, D(s) =
λτs2 + (0.5λ)s + (AkCˆ+ − 1), due to kCˆ+ > 1/A that gives (AkCˆ+ − 1) > 0 from (4.19)
and τ = 0.5λ, λ > 0 from (4.18). Thus it fulfils the sufficient and necessary condition
for closed loop stability for a second-order equation.
Remark 4.1 Another way to determine the stability of the scheme in Figure 4.3 is to






which is derived from a combination of Cˆ+(s) and Gˆ−(s) in Figure 4.3 that constitutes a
higher-order single loop controller. The single loop controller C(s) works to stabilize Gˆ(s),
as in the configuration of Figure 4.1. Then one proceeds to determine the characteristic
equation, 1+ Gˆ(s)C(s) that contains only finite number of roots. Stability is given by the
condition that all the roots lie in the left half s plane.
Recall that our approach is to design a stabilizing controller for Gˆ(s) and then use
Theorem 4.1 to check if stabilization holds when Gˆ(s) in (4.7) is replaced with G(s)
in (4.1). Theorem 4.1 requires the use of TGˆC(s) of (4.9), which requires C(s) to be
calculated from (4.21).
We summarize the IMC principle design as follows.
(a). Set an enough order of Pade approximation, np that yields Gˆ(s).
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(b). From Gˆ(s), compute Gˆ+(s) and Gˆ−(s).
(c). Design Cˆ+(s) from (4.19) and (4.18)
(d). Compute the equivalent single loop C(s) resulting from the configuration of Figure
4.3 using (4.21).
(e). Compute ωg and TGˆC in order to verify Theorem 4.1. If Theorem 4.1 cannot be
satisfied, either increase the Pade approximation order to restart the design or sta-
bilization solution fails to be sought.





to demonstrate the stabilization design of the IMC principle. We try a Pade approx-
imation order of 4 which does not verify Theorem 4.1. Then we double the Pade ap-
proximation to an order of 8. The stabilization design is successful with the details as
follows.
With np = 8, Gˆ(s) is
Gˆ(s) =
s8 − 34.29s7 + 571.4s6 − 5986s5 + 42760s4 − 211800s3 + 705900s2 − 1441000s + 1372000
s9 + 33.29s8 + 537.1s7 + 5415s6 + 36770s5 + 169000s4 + 494100s3 + 734700s2 − 68600s − 1372000
,
(4.23)
with the defined Gˆ+(s) and Gˆ−(s) as
Gˆ+(s) ,
0.1225




0.8775s7 − 37.61s6 + 463.8s5 − 6256s4 + 31270s3 − 206400s2 + 413000s− 1204000
s8 + 34.29s7 + 571.4s6 + 5986s5 + 42760s4 + 211800s3 + 705900s2 + 1441000s + 1372000
.
(4.25)
Set τ = 0.5 from (4.18) and set kCˆ+ = 1.4 from (4.19). An equivalent single loop C(s) is
computed from (4.21) as
C(s) =
11.43s8 + 392s7 + 6533s6 + 68440s5 + 488900s4 + 2421000s3 + 8070000s2 + 16470000s + 15690000
0.5s9 + 18.14s8 + 310s7 + 3995s6 + 22060s5 + 220200s4 + 207200s3 + 3786000s2 − 2595000s + 15140000
.
(4.26)
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∣∣∣(e−jωL¯ − np(jω)dp(jω))TGˆC(jω)∣∣∣ plotted over ω
As shown by Figure 4.4, Theorem 4.1 is verified with
∣∣∣(e−jωL¯− np(jω)dp(jω))TGˆC(jω)∣∣∣ bounded
within 1 from 0 to ωg = 5.1/rad/s. Almost the same step response is observed for C(s)
applied to Gˆ(s) of (4.23) or to G(s) of(4.22) due to a good Pade approximation that links
G(s) and Gˆ(s). Step response for the nominal model is shown in Figure 4.5, together
with two other perturbed plants, where L¯ = 2.15 (y1(t)); L¯ = 2.05 (y2(t)) in Figure 4.6.
4.4 Pole Placement via Genetic Algorithm






b0 + . . . + bnp−1s
np−1 + bnps
np
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Figure 4.5: Step response from IMC design













Figure 4.6: Step response of perturbed G(s) stabilized by C(s)
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h0 + . . . + hnp−1s
np−1 + hnps
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The resulting characteristic polynomial, D(s)=1 + Gˆ(s)C(s), can be re-written as
D(s) = (a(s)f(s)) + (b(s)h(s)) (4.29)
= (a0f0 + b0h0) + (a1f0 + a0f1 + b0h1 + b1h0)s + . . . + (anp+1fnp)s
2np+1,
using (4.27) and (4.28). According to the well-known Diophantine equation, controller
C(s) of order m = np forms a unique solution to the characteristics equation D(s), in
which D(s) has 2np + 1 stable closed loop poles, σi, i = 1, 2, . . . , 2np + 1 at arbitrary
locations [44]. Let’s express D(s) as
D(s) = (s− σ0)(s− σ1) . . . (s− σ2np−1) = d0 + d1s + · · ·+ d2np+1s2np+1, (4.30)
which contains 2np + 1 closed loop poles. Then C(s) from (4.28) is obtained through
solving (4.31).

a0 b0 0 0 . . . 0 0








anp+1 0 anp bnp . . . a0 b0



































Question is how can we derive the optimized sets of 2np + 1 closed loop poles, such
that an optimised C(s) according to (4.13) is obtained. We resort to genetic algorithm
search.
A genetic algorithm search involves iteration of generations. Each generation has a
fixed population size, with each member having an individual chromosome codes.
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(i). Chromosome code. Each chromosome, σi represents the closed loop pole. As
discussed earlier, the finite dimensional closed loop system in Figure 4.1 has 2np+1
poles, where each pole lies in the left half s plane, ie Real(σi) < 0 for stability.
Through our extensive simulation, we initialize
0 < σi ≤ −1.5λ± j1.5λ, (4.32)
that depends on λ from (4.1). Each pole, σi has an equal probability of being a
real pole, or a complex pole with a conjugate.
(ii). Population size. A sufficient number of members are required to ensure the validity
of the search. Yet too large a population size may lengthen computation time
unnecessarily. We recommend a reasonable population size of 60 through our
extensive simulation results.
(iii). Fitness function. During each generation, the fitness value of each member is
assessed. The fitness function of the ith member, fit(i) in a generation is given by
fit(i) = 0, if Theorem 4.1 not verified
fit(i) = 1/4(C), if Theorem 4.1 is verified (4.33)
with 4(C) from (4.12).
(iv). Reproduction. The top 50% elite measured by the fitness function, fit(i) will be
retained for the next generation. Those elites will reproduce to account for the
loss of eliminated members of the crossover to maintain the population size in the
next generation.
(v). Crossover. In order to keep the excellent individual, the member with the highest
fitness is forbidden to crossover operation in a generation.
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(vi). Mutation. A mutation rate of 10% is applied to incorporate possible diversity for
chromosome codes in each member.
The above development leads to the following procedures to obtain a stabilizing C(s):
(a). Set the order of Pade approximation, np that yields Gˆ(s). We recommend np of at
least 4.
(b). Run the genetic algorithm search to find C(s) for Gˆ(s). The number of chromosomes
corresponds to the 2np + 1 closed loop poles. The fitness function is as (4.33). Set
enough member for the population size and run the search for a defined number of
generations.
(c). The fittest member of the last generation of the genetic algorithm search constitute
C(s) from (4.31).
Example 4.1 (continued): Consider again the process in (4.22). It follows from
(4.22) that L¯/λ = 2.1 ≥ 2, then PID stabilization is not possible due to the exceeded
stabilizable time delay bound. We use pole placement via genetic algorithm method to
design a higher order stabilizing controller.
Start with a Pade order, np of 4, then the approximated rational model is obtained
as
Gˆ(s) =
s4 − 9.524s3 + 40.82s2 − 90.7s + 86.38
s5 + 8.524s4 + 31.29s3 + 49.89s2 − 4.319s − 86.38 . (4.34)
Model a genetic algorithm search with
(i). 2np + 1 = 9 closed loop poles
(ii). Set a total of 60 members
(iii). Set 20 generation runs.
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(iv). Survival of 50% individuals in each generation based on the fitness function of
(4.33) .
The genetic algorithm search obtains closed loop poles as −1.14 ± j1.1116,−1.9 ±
j0.3716, −1.9, −1.9± j1.5549, −2.28± j0.8709, which results in C(s) as follows.
C(s) =
2.783s4 + 26.68s3 + 114.9s2 + 255.5s + 242.8
s4 + 5.034s3 + 48.15s2 − 39.98s + 235.3 (4.35)
ωg of (4.8) is 2.35rad/s. The magnitude
∣∣∣(e−jωL¯ − np(jω)dp(jω))TGˆC(jω)∣∣∣ plotted over ω
in Figure 4.7 shows that
∣∣∣(e−jωL¯ − np(jω)dp(jω))TGˆC(jω)∣∣∣ is bounded within 1 from 0 to
ωg = 2.35rad/s, which verifies Theorem 4.1 for stabilizability of G(s) by C(s).







∣∣∣(e−jωL¯ − np(jω)dp(jω))TGˆC(jω)∣∣∣ plotted over ω
The step response of a closed loop G(s)C(s) is given in Figure 4.8. When C(s) is
applied to Gˆ(s) of (4.34), the similiar step response is observed due to a good Pade
approximation that links G(s) and Gˆ(s). When the time delay of the process in (4.22)
is subjected to a perturbation such that L¯ = 2.15 (y1(t)), and L¯ = 2.05 (y2(t)), the step
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response still remains stable in Figure 4.9, indicating robustness to some degree.










Figure 4.8: Step response from genetic algorithm design
4.5 Conclusion
We have demonstrated the stabilization of first-order unstable plant with time delay
beyond the stabilizing range of a PID controller. The infinite dimensional time delay sys-
tem is approximated into a finite order rational model through Pade approximation of the
time delay term. We then design a higher-order controller to accomplish the stabilization
through IMC principle or genetic algorithm. The stabilizability of the synthesized con-
troller to the time delay plant is assessed through the robust stability criterion as shown.
The robustness and response of the stabilized plant are also demonstrated through a
simulation example.
In large time delay, stabilization for unstable processes is difficult for the both men-
tioned methods. Our work has achieved stabilization solution for nominal model, but
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Figure 4.9: Step response of perturbed G(s) stabilized by C(s)
tolerate model uncertainties in a small range. Genetic algorithm constitutes a better
search of stabilizer but at the expenses of the requirement of computing.
Chapter 5
An IMC-like Compensation
Scheme for Better Stabilization
and Performance
5.1 Introduction
The presence of the unstable poles has severely limited the achievable performance
and sensitivity in a delay feedback system [15, 16]. The task of achieving good control
for such processes becomes more difficult as the input time delay gets larger. Several
methods have been proposed in the literature for controlling such difficult processes. The
most common one is the single loop PID control, where the controller can be synthesized
by different methods such as stability margin specification, model reference, minimization
of error cost function, IMC parameterization, etc. [6–14]. Single loop feedback control
for unstable processes with dead time is inherently constrained by some limitations in
the achievable performance. For example, in the case of PID control for a long dead time
unstable process, one usually encounters excessive overshoot and long settling time.
To attain better performance, other schemes with more complicated configurations
have been proposed. One well-known type of schemes comes in the cascade form, where
76
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the stabilization is solved first through an inner loop controller, which can be P or
PD, then set-point tracking and disturbance regulation are achieved through an outer
loop controller which contains an integrator [17–20]. Such methods yield acceptable
overshoot and small settling times. The other well-known type of schemes uses the time
compensation concept, which comes either in a modified Smith or modified IMC form
[21–26]. Unlike the Smith or IMC control design for stable process, such control design for
an unstable process requires a much more complicated configuration. In addition to the
plant model and a primary controller, two more controllers are required for stabilizing set-
point and disturbance responses, respectively. Most of such works could lead to delay-free
design for set-point response (thus much better performance) but unfortunately retain
delay when designing disturbance response, which is much more important for process
purpose since the set point response can always be improved by additional prefilter
outside of the feedback loop.
For theoretical study such as stabilization of a unstable delay process, exact process
model and controller structure must be specified to formulate the problem properly. The
study methods and results could be different if either the process or controller changes
its order/structure. Most of the stabilizing control methods in the literature are only
applicable to the model that comes in first or second-order type of unstable processes.
Any attempt to neglect or approximate the higher-order dynamics into additional dead
time to obtain a low-order model and then design controller using the simplified model
may therefore, unable to guarantee stabilization. For an unstable process, there are two
conditions, namely, the ratio L¯/λ of dead time L¯ to time constant λ, and presence of
stable lag dynamics, that make the stabilization and control tasks formidable [27], [2].
Unlike the former condition, the latter condition has so far never been really emphasized
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in the control design for such processes. For a second-order plant, G(s) = (λs−1)−1(T¯ s+
1)−1e−L¯s, one sees from the PID stabilizability condition given by Xiang et al. [27] that
as L¯/λ <
√
1 + (T¯ /λ)2 − (T¯ /λ) + 1, the stabilizable delay bound is reduced by the
presence of the dynamics of (T¯ s + 1)−1. In the case of increased number of lag terms,
the stabilizability condition gets even worse because of the reduced stabilizable delay
bound. From the condition mentioned, one sees that without the stable lag terms, the
stabilizable bound for normalized delay is 2. Hence, a control scheme, which addresses
and overcomes the limitations due to lag terms, and can suit a general order type of
unstable process, is really needed.
One may consider having a direct cancellation of stable lag terms by the use of single
loop controller. But such approach may need a higher-order controller, or may even
result in the requirement of an improper controller. As P, PI, PD, PID controllers are
most commonly found in the industrial use, our goal is to seek a better solution through
the use of simple conventional controllers to achieve stabilization and control that can
be free from the limitations due to lag terms.
In this chapter, we apply an IMC-like compensation to unstable delay processes so
as to achieve stabilization in the absence of the redundant stable lag terms through an
inner loop controller. The condition of zero steady state error in response to step input
is then achieved by another outer loop controller. We restrict the use of our controllers
up to PID only. The concept of IMC-like compensation and the control method will be
explained in the subsequent sections.
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5.2 Control Scheme
The IMC control configuration is shown in Figure 5.1, where G is the controlled plant,
Gˆ is the plant model and K is the IMC controller. The output of the plant is given by
y =
G(s)K(s)
1 + G(s)K(s)− Gˆ(s)K(s)r +
1− Gˆ(s)K(s)
1 + G(s)K(s)− Gˆ(s)K(s)G(s)d . (5.1)
When the model Gˆ is perfect, i.e., G = Gˆ, (5.1) becomes





We factorize the process model as
Figure 5.1: IMC scheme.
Gˆ(s) = Gˆ+(s)Gˆ−(s),
where Gˆ+ contains all the unstable zeros and also the dead time term of the model. We
take the IMC controller K to be
K(s) = F (s)(Gˆ−(s))−1,
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where F is a low-pass filter, which is chosen such that K is proper. The resulting output
response is given by





One should note that the IMC control scheme is only applicable to stable processes,
and use of the IMC scheme to an unstable process will cause instability.
Recall that we have mentioned the difficulties in stabilization of an unstable dead
time plant which become more significant when there is presence of other dynamics. Our
strategy is therefore to find a control scheme to reduce such high-order unstable delay
plant to a minimal order one. We express an unstable plant G with dead time L¯ as
G(s) = Go(s)e
−L¯s,
where Go is the rational part of the transfer function. The plant’s poles are given by
the rational part of the plant’s transfer function and are of finite number. The partial
fraction expansion of Go yields
Go(s) = G
+
o (s) + G
−
o (s),
where all poles of G+o lie in the closed right half of the complex plane, while all poles of
G−o lie in the open left half plane (LHP). We thus have
G(s) = G+(s) + G−(s),
where G+(s) , G+o (s)e
−L¯s, and G−(s) , G−o (s)e
−L¯s.
Under the configuration in Figure 5.1, we take Gˆ = G−, instead of Gˆ = G. Then one
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Both G and G+ contain the same unstable poles, but the latter differs from the former
by the absence of stable poles. We now face the task of stabilizing an unstable delay
plant with minimal order, which is much easier than that for the original plant.
For a single loop feedback control, the presence of integrator in the controller can
achieve zero steady state error in response to step input, provided that the feedback
system is stable. However, under the configuration of Figure 5.1, the requirement on the
controller for achieving this is different. Suppose that the system is stable, where all the
signals have their constant steady states, respectively, so that
u(∞) = K(0) z(∞)
= K(0)
[
r − y(∞) + Gˆ(0)u(∞)
]
.
Then the zero steady state error, where y(∞) = r, implies and is implied by
K(0) = 1/Gˆ(0) = 1/G−(0) . (5.4)
If G+ is of delay-free, where the system is of finite dimension, then the constraint
(5.4) on the steady state gain of K does not cause a serious problem because one can
design K with enough high order such that the right half plane (RHP) poles can be
shifted to LHP. But when G+ has a dead time, which is of infinite dimension, having
such compromise can severely prevent one from achieving good stability margin. For
example, consider G+ as a first-order unstable dead time process. It is noted that there
exists a stabilizing range for the proportional gain of P or PD controller [2]. Requiring
the steady state gain of the controller K to be 1/G−(0) will do harm for the achievable
stability margin of the feedback system. In the case of large dead time, stabilization is
even impossible when 1/G−(0) does not lie in the stabilizing range. Therefore, an outer
loop with another controller for achieving the zero steady state error in response to step
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input is used here for one to escape the constraint (5.4).
Consider Figure 5.4, with G˜− denoting the model of G−. One finds that there are
three possible connections for the outer loop controller C. Each differs from how the




















Our concern is which one among the three possible connections will be the best for
locating an outer loop controller C. We will access this from the open loop frequency
response for each connection using the transfer functions above. The presence of (1 −
G−K) in the numerator of (5.7) has the effect of adding extra phase lag as compared
to (5.6), in addition to having the possibility of producing RHP zeros. The transfer
function (5.5) will show better phase characteristics than of (5.6) because the stabilizing
controller K will normally add in some phase lead. Therefore, connection in (5.5) is
adopted, and the proposed scheme is depicted in Figure 5.2. It looks like the classical
cascaded control scheme, but the partial model is added into it to compensate for the
stable lag in the plant so as to enhance stabilizability and control performance for the
plant.
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Figure 5.2: Proposed scheme.
5.3 Controller Design
5.3.1 Inner Loop Controller K










, G+ + G−,
where λ > 0, and G+ is of first-order and G− can be of high-order. We design the inner
loop controller K to stabilize G+, according to the ratio of the dead time to the time
constant L¯/λ.
Case (i) L¯/λ < 0.5. A proportional controller is sufficient. From Huang et al. [2] or















where ωcl is the positive frequency that satisfies
0 = −L¯ ωcl + arctan(λ ωcl).







λ2ω2cl + 1 , (5.8)
which is the square root of the product of the upper and lower bounds of stabilizing gain
Kp to maximize the gain margin for robust stability.
Figure 5.3: β/λ versus L¯/λ. from [2]
Case (ii) 0.5 ≤ L¯/λ < 1. In this case, we need to use the PD controller, K =
Kp(βs + 1). Huang et al. [2] recommends β to be selected such that the range of the
stabilizing gain Kp can be maximized, which is given by β/λ and L¯/λ in Figure 5.3. We
















where ωcl is the positive frequency that satisfies
0 = −L¯ ωcl + arctan(λ ωcl) + arctan(β ωcl).
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for maximum stability robustness.
Case (iii) 1 ≤ L¯/λ < 2. Under such a large ratio of the dead time to the time
constant, we use PD controller, K = Kp(βs + 1), with a larger derivative gain β for
improving the phase characteristics. According to Lu [5], when the ratio of the dead
time to the time constant falls between 1 and 2, the range of the stabilizing derivative
gain, β is given by L¯/λ − 1 < β/λ < 1. We take β as the average of the two bounds,
which yields
β = L¯/2 , (5.11)
and Kp is set as in case (ii).
Next, we extend the design of the inner loop controller K to the case where G+
is an integrating process, G+ = As e
−L¯s. Suppose that we design the PD controller,
K = Kp(βs + 1), to meet gain margin of 3 and phase margin of pi/3, so that
REAL
(











= 0 , (5.13)
REAL
(




= −1 , (5.14)
IM
(




= 0 , (5.15)
where ωp and ωg are the phase crossover frequency and gain crossover frequency for
KG+, respectively. We have four unknowns, Kp, β, ωp and ωg, to be solved. Since the
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PD controller gives phase change from 0 to pi/2, one can have a guess of ωp which lies
within the range from ωc to ωd, where ωc is defined by ∠G
+(jωc) = −pi, and ωd is
defined by ∠G+(jωd) = −3/2pi. We search for the four unknowns from (5.12), (5.13 ),
(5.14) and (5.15) by the following procedure.
(i) Start a guess of ωp in the direction of downwards, starting from ωd to ωc.
(ii) Corresponding to the guess of ωp, compute Kp and β from (5.12) and (5.13).
(iii) Substitute Kp and β obtained from step (ii) into (5.14 ) to get ωg. Denote it by
ωg5.14.
(iv) Substitute Kp and β obtained from step (ii) into (5.15) to get ωg. Denote it by
ωg5.15.
(v) Compute |ωg5.14 − ωg5.15|
(vi) Repeat the iterations from step (i) to (v) until one reaches a sufficiently small
|ωg5.14 − ωg5.15| . This means that ωp has approached the correct value and the unknowns
are thus solved.
5.3.2 Outer Loop Controller C
It follows from the proposed control scheme in Figure 5.2 that the outer loop controller





which is the transfer function from v to y and Gyv is stable. It is known that the controller
design for a stable delay plant is easier than the unstable counterpart. Many methods
for tuning PID controllers in the literature are, however, limited to low-order plants with
small dead time and could not yield satisfactory performance for Gyv that may come in
a variety. We thus adopt the PID tuning rule proposed by Wang et al. [45]. The tuning
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method involves finding an approximate second-order model
Gˆyv(s) = 1/
(
aˆs2 + bˆs + cˆ
)
e−Lˆs,
to mimic the plant model. To find Gˆyv , one needs Gyv(jωb) and Gyv(jωc), such that ωb is
the frequency where ∠Gyv(jwb) = −pi/2, whereas ωc is the frequency where ∠Gyv(jωc) =
−pi. The PID controller is designed to be the inverse of the delay-free part of the model,
with integrator added, that is,
C(s) = k
(
aˆs2 + bˆs + cˆ
)
/s .
The approximate open loop transfer function becomes Gˆyv(s)C(s) = k/s e
−Lˆs. As
Gyv can be of high-order, the approximate model Gˆyv may never capture the full dy-
namics exactly and there must be some hidden or uncancelled dynamics. Therefore, one
should carefully assign the value for k to avoid the possible excitation of the oscillation
or hidden modes. We first determine the equivalent time constant λo and the damping
ratio ςo from the approximate second-order model. Based on the range of bˆ
2 − 4aˆcˆ, one
finds λo and ςo as follows. If bˆ
2 − 4aˆcˆ ≥ 0, then λo =
√
bˆ2 − 2aˆcˆ/cˆ and ςo = 1; else for
bˆ2− 4aˆcˆ < 0, λo = 2aˆ/bˆ and ςo = bˆ/(2
√
aˆcˆ). Extensive simulation results have suggested
the following rules to assign the value for k, based on the values of approximate damping
ratio ςo and approximate dead time to equivalent time constant Lˆ/λo .
Case 1: ςo > 0.7071 or 0.05 < Lˆ/λo < 0.15 or Lˆ/λo > 1,
k = 0.5/Lˆ . (5.16)
Case 2: ςo ≤ 0.7071 and 0.15 ≤ Lˆ/λo ≤ 1,
k = min{1/λo e−Lˆ/λo , 1/(e Lˆ)}. (5.17)
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5.4 Internal Stability
We will use the method of Wang et al. [46] to check whether the proposed scheme is
internally stable or not. If a linear time-invariant (LTI) interconnected system consists
of n plants and each of them is of single-input single-output (SISO) type, then such a
system is called a system with scalar signals because all the signals in the system are
scalars. Let n plants be, respectively, described by transfer functions gi(s), i = 1, 2, ..., n,





An LTI interconnected system with scalar signals is internally stable if and only if all
the roots in (5.18) are in the open left half of the complex plane [46]. Here, we utilize
the Mason formula to compute the system determinant ∆. Mason formula defines the










F3k + ..., (5.19)
where F1i denotes the individual loop gain, F2j is the product of two non-touching loop
gains, F3k is the product of three non-touching loop gains and so on.
The proposed system in Figure 5.2 consists of four subsystems which are G, G˜−,
K and C. Let G = nG/dG, G˜
− = nG−/dG− , K = nK/dK , C = nC/dC , and G
+ =
nG+/dG+ . The system has three loops:
L1 = G˜
−K ,
L2 = −GK ,
L3 = −GKC .
All these three loops, L1, L2 and L3, touch each other, thus there are no non-touching
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loops. By (5.19), the system determinant is
∆ = 1− G˜−K + GK + GKC
= 1 + G+K + GKC .
It follows that
pc(s) = (1 + G
+K + GKC)(dKdGdG−dC)
= (dG+dG−dKdC + dG−nG+nKdC + nGnKnC)dG− . (5.20)
One observes that (dG+ dG−dK dC + dG−nG+nKdC + nGnKnC) in (5.20) is actually the
characteristic equation of the feedback system in the proposed scheme. We can therefore
ascertain the internal stability, provided the feedbacks of the inner loop and the outer
loop are stable. No unstable pole-zero cancellation happens in the proposed scheme.
For the other two possible connections of the outer loop controller C which are shown
in Figure 5.4, the similar procedures follow to ascertain the internal stability. For v2,
one can find pc(s) by starting from
pc(s) =
(
1− G˜−K + GK + GC
)
(dK dG dG−dC) ,
while for v3,
pc(s) = [1− G˜−K + GK + GC − (GC)(G˜−K)](dKdGdG−dC),
where internal stability for both of them can then be ascertained too.
5.5 Examples
In this section, we will demonstrate the effectiveness of the proposed scheme by three
examples. The first example will show that our scheme can overcome the limitations
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Figure 5.4: Three possible connections.
due to presence of stable lag terms. The second example shows the application of the
proposed scheme to a third-order unstable dead time process. Finally, the proposed
scheme is applied to a higher-order integrating process with dead time and the robustness
is also studied.
Example 5.1. Consider an unstable process with stable lag term:
G(s) =
1
(λs− 1)(T¯ s + 1)e
−L¯s .
The condition for stabilizability by PID is given by Xiang et al. [27] as
L¯/λ <
√
1 + (T¯ /λ)2 − (T¯ /λ) + 1.
When λ = 1, T¯ = 10, L¯ = 1.2, the condition is violated, so no PID controller is able
to stabilize the plant. But using our proposed scheme, stabilization and good regulation






e−1.2s , G+ + G−.
For this G+, L¯/λ = 1.2, belongs to case (iii) of Section 5.3.1, and we need a PD controller
to stabilize G+. We obtain β = 0.6, and Kp = 12.55 from (5.11) and (5.10). Thus, the
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inner loop controller is
K = 12.55(0.6s + 1).






(10s + 1)[s− 1 + (7.533s + 12.55)0.090909e−1.2s ] ,




0.0762s2 + 0.1330s + 0.0088
)
e−1.3436s.
For this Gˆyv , we have ςo = 1, Lˆ/λo = 0.0920, and it follows from (5.16) that k = 0.3721.
Thus we obtain the outer loop controller
C = 0.3721
(
0.0762s2 + 0.1330s + 0.0088
)
/s.
The simulation result is shown in Figure 5.6.




(5s− 1)(2s + 1)(0.5s + 1) e
−0.5s. (5.21)




−0.5s − 0.12987(s + 2.7)
(2s + 1)(0.5s + 1)
e−0.5s , G+ + G−.
For this G+, L¯/λ = 0.1, belongs to case (i) of Section 5.3.1, and we use a P controller to
stabilize G+. From (5.8), we have
K = 5.98.
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Figure 5.5: Nyquist plot of Gyv for example 5.1.












Figure 5.6: Response of example 5.1.
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The equivalent plant Gyv is obtained from (5.5) and its approximate second-order model
is found to be
Gˆyv(s) = 1/
(
1.2423s2 + 1.49s + 0.5045
)
e−0.9647s.
For this Gˆyv, we have ςo = 0.9411, Lˆ/λo = 0.5875, and it follows from (5.16) that
k = 0.5183. Thus we have
C = 0.5183
(
1.2423s2 + 1.49s + 0.5045
)
/s,
as the outer loop controller.
For Tan [24] and Huang [26], their schemes can only synthesize controllers for plants
up to a second-order type. They use an approximate second-order model
Ga(s) =
1
(5s− 1)(2.07s + 1)e
−0.939s ≈ G(s),
for the plant in (5.21). Both Tan’s and Huang’s schemes are more complicated, with one
more controller required when compared with the proposed scheme. Their controllers
are given in Table 5.1.
The simulation results are shown in Figure 5.7. The proposed scheme has outper-
formed the others in set-point tracking and shown an average good performance in dis-
turbance rejection.
Consider again Example 5.2. Suppose that there is another addition of the dead time
with the amount of 3.5, so the plant becomes
G(s) =
1
(5s− 1)(2s + 1)(0.5s + 1)e
−4s.
We now have L¯/λ = 0.8 for G+, which belongs to case (ii) of Section 5.3.1. The controllers
K and C are obtained from Section 5.3 and given in Table 5.1. Tan’s and Huang’s
controllers are synthesized through the similar ways as previous and are also given in
Table 5.1 for comparison.
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From the simulation results in Figure 5.8, the proposed scheme still maintains a good
response under such condition of increased dead time although with a slower set-point
response. In contrast, for Tan [24] and Huang [26], their disturbance responses have
shown poor oscillation.
Remark 5.1 It is noted that under Tan’s or Huang’s scheme, the effects of delay are as
though shifted out of the feedback loop, results in a delayed response of delay-free system
in response to set-point change. We have therefore seen a faster set-point response of
their methods even though in the increase of L¯/λ. Such time compensation advantage
is obtained at the expense of complexity where more controllers are required but in the
danger of reduced robustness, because the controller is designed under the absence of delay
consideration. The delay effects still however remain in the disturbance response.
Remark 5.2 In fact, the disturbance response is more important than the set-point re-
sponse because in practical circumstances, the occurrence of disturbance is more common
than the set-point change. For Tan’s and Huang’s schemes, we have witnessed a serious
deterioration in their disturbance response when L¯/λ gets larger.
Remark 5.3 At larger L¯/λ, both Tan’s and Huang’s schemes fail to meet good robust-
ness. From Figures 5.9 and 5.10, we see that when there is a mismatch of +10% or
−10% in the plant’s gain, either of the two schemes has failed in stability.




(5s− 1)(2s + 1)(0.5s + 1) e
−6.5s.
We thus have L¯/λ = 1.3 for G+, which belongs to case (iii) of Section 5.3.1. The
controllers for the proposed scheme and Tan’s scheme are given in Table 5.1, respectively.
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Note that in this case, Huang’s scheme fails to provide a controller solution.
Table 5.1: Controllers used in Example 5.2
L¯/λ Proposed Tan [24] Huang [26]
0.1 K = 5.98 K0 = 2(2.07s + 1) C1 = 4.4(2.07s + 1)
C =
0.5183(1.2423s2+1.49s+0.5045)
s K1 = (s + 1)/(0.2s + 1) qa =
5s−1+4.4e−0.939s
4.4(2s+1)
K2 = 3.584(2.4s + 1) qb =
5s−1+4.4e−0.939s
4.4(1.5s+1)
0.8 K = 2.166 (1.4852s + 1) K0 = 2(2.07s + 1) C1 = 1.0953(2.07s + 1)
C =
0.0757(1.7885s2+0.6991s+0.1993)
s K1 = (s + 1)/(0.2s + 1) qa =
5s−1+1.0953e−4.439s
1.0953(2s+1)
K2 = 1.2459(3.891s + 1) qb =
5s−1+1.0953e−4.439s
1.0953(1.5s+1)
1.3 K = 1.702 (3.250s + 1) K0 = 2(2.07s + 1)
C =
0.0403(0.8842s2+0.1639s+0.0969)
s K1 = (s + 1)/(0.2s + 1)
K2 = 1.0471(4.9560s + 1)
From Figure 5.11, it is observed that the proposed scheme still controls the process
well. On the other hand, for Tan’s scheme, the stability at the nominal condition is even
not attained, where a growing oscillation of the plant output occurs after the occurrence
of step disturbance.
Remark 5.4 For the type of the process in Example 5.2, Huang’s method is only appli-
cable for the dead time up to a bound given by (L¯ + 0.439)/λ < 1, while Tan’s method
claims to work for the dead time up to a bound of (L¯+0.439)/λ < 1.5. Note that in their
schemes, because of reducing the model to a second-order one, an additional 0.439 delay is
caused, which further decreases the stabilizable delay bound. Unlike other schemes which
have their stabilizable delay bounds reduced by the increased model order, the proposed
scheme maintains control solution for the ratio L¯/λ up to a bound of 2.
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Figure 5.7: Response of example 5.2 (L¯/λ = 0.1).

















Figure 5.8: Response of example 5.2 (L¯/λ = 0.8).
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Figure 5.9: Response of example 5.2 (L¯/λ =0.8, +10% gain perturbation)


















Figure 5.10: Response of example 5.2 (L¯/λ =0.8, -10% gain perturbation)
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Figure 5.11: Response of example 5.2 (L¯/λ = 1.3).
Example 5.3. Consider the plant in [47] described by
G(s) =
2
s(0.25s + 1)(0.125s + 1)
e−s.
Kaya [47] uses a PI-PD configuration for controlling this integrating process, where PI is
defined with Kc = 0.139, Ti = 4.0312, and PD is defined with Td = 0.0209, Kf = 0.127.




e−s − 0.0625s + 0.75
(0.25s + 1)(0.125s + 1)
e−s , G+ + G−.
In this case, we have G+ as an integrating process. We obtain Kp = 0.2618, and β = 0
from (5.12), (5.13), (5.14) and (5.15). From (5.5), the resulting equivalent plant Gyv is
obtained and its approximate second-order model is found to be
Gˆyv(s) = 1/
(
0.8157s2 + 1.2301s + 1.0029
)
e−1.0556s.
For this Gˆyv , we have ςo = 0.68, Lˆ/λo = 0.7959, and it follows from (5.17) that k =
0.5183. Thus we have
C = 0.3402
(
0.8157s2 + 1.2301s + 1.0029
)
/s,
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Figure 5.12: Response of example 5.3 (nominal case).
which is used to control Gyv .
From the simulation results in Figure 5.12, it is clear that the proposed scheme shows
better performance both in tracking and regulation. To investigate the robustness of the
proposed scheme, we consider two different cases, one of which is that there exists +10%
perturbation in the gain of the plant while the other is -10%. The results are given in
Figures 5.13 and 5.14. Although both schemes are found robust against the perturbation,
the performance of the proposed scheme under the perturbation is still the better one.
5.6 Conclusion
The proposed scheme is shown to be effective in achieving stabilization and good
performance for the unstable delay process where the process order may not be limited
to low-order type. By using an IMC-like compensation, it overcomes the constraints
brought by the stable lag terms in stabilizing an unstable delay plant. Regardless of
the plant order, the proposed scheme is able to achieve stabilization and control for the
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Figure 5.13: Response of example 5.3 (+10% gain perturbation).
















Figure 5.14: Response of example 5.3 (-10% gain perturbation).
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normalized dead time up to a bound of 2. On the contrary, the other schemes in the
literature have to face limitations brought by the stable lag terms and thus can only
tolerate a comparatively smaller normalized dead time.
Chapter 6
Multiloop PID Controller Design
for Unstable Delay Processes
6.1 Introduction
An industrial control problem may present as controller design for an single-input
single-output (SISO) or multi-input multi-output (MIMO) system. The latter poses a
more challenging problem due to the coupling of several processes, and good controller
synthesis may not be easy. The MIMO controller structure may be a multiloop controller
or a multivariable controller. If the process model is diagonally dominant, multiloop con-
trol design maybe a good choice due to the simpler structure and less control parameters.
Thus multiloop control remains popular and is an active research topic for years [1,48–50].
A simple and well-known tuning of multiloop method is the biggest log modulus
tuning method (BLT) [48]. The BLT method uses the popular Ziegler-Nichols rule in
tuning each loop, along with some detuning to compensate for the process interactions.
The method however requires a trial and error computation to detune the controller,
and the performance of the controlled response is not clearly defined through detuning.
Another multiloop design is the internal method control(IMC) [50, 51]. One shapes the
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desired closed-loop set-point response to synthesize a controller that gives good set-
point but not disturbance response. As in the SISO case of IMC, the method gives
poor disturbance response even when there is small time delay and time constant in the
processes [52]. Ho et al. [53] shapes the Gershgorin bands to pass two user-specified
points in order to meet the gain and phase margin required by the controlled system.
The controller parameters are readily computed from the derived analytical formulas.
The method, however, only applies to models which are simplified in a first or second-
order form. Chen and Seborg [1] gives definition of ultimate points, ultimate gains,
and ultimate frequencies based on the system frequency response and Gershgorin band.
The defined points, gains, and frequencies are calculated analytically and controllers are
obtained through the modified Ziegler-Nichols rule.
Some industrial processes like chemical reactor exhibits open loop unstable dynamics
[14]. Unstable SISO control has recently been an active research topic [14], where various
studies on how achieving a good stabilization and/or performance is done. An unstable
MIMO control problem could exist also [54] and the difficulty of stabilization is even
harder. The multiloop controller design, to our best knowledge, has not yet been studied
for unstable MIMO processes.
This chapter discusses decentralised P/PI/PD/PID controller design for a more gen-
eral diagonally dominant multivariable processes where the diagonal processes could be
unstable. The idea behind this is based on the Nyquist stabilization criterion with Ger-
shgorin bands representing the loop interactions. The main work lies in the controller
synthesis for the unstable loop in the MIMO model, whereas the controller design for
stable loop is taken from [1].
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6.2 Problem Formulation and Preliminaries
We consider an m × m process described via the transfer function matrix G(s) as
























Assume that proper input-output pairing has been made to the process. As shown in
Figure 6.1, the process is to be controlled in a negative feedback configuration by the
multi-loop controller:
C(s) = diag(c1(s), . . . , cm(s)), (6.2)
where each element in C(s) is a P/PI/PD/PID controller. C(s) is given by KP , or
KP (1 + KI/s), or KP (1 + KDs), or KP (1 + KDs + KI/s), with KD > 0, KI > 0.
Figure 6.1: Decentralised control system
We are concerned with a more general multivariable processes, where G(s) from (6.1)
may contain unstable elements. Let P + denotes the unstable poles for a transfer function.
Restrict all off diagonal elements of G(s) to have only stable dynamics. Then,
P+{gll(s)} ≥ 0, P +{gkl(s)} = 0, k 6= l (6.3)
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The following theorem which is analogous to the classical Nyquist stability criterion
method is used to design a stable decentralised feedback system with C(s) from (6.2).
Theorem 6.1 Direct Nyquist Array Stability Theorem [55]: The decentralised feedback
system, G(s)C(s) in Figure 6.1, is stable if
(i). The Nyquist contour for each diagonal element of G(s)C(s), i.e. gll(s)cl(s), l =
1, 2, . . . ,m, encircle the critical point (−1, 0) P +l times, where P +l is the number
of unstable poles in gll(s)cl(s).
(ii). Each of the Gershgorin band of gll(s)cl(s), with radii Rl(s)|cl(s)|, verifies







The Gershgorin band of an lth loop, Rl(s)|cl(s)|, that centers at gll(s)cl(s), given by
gll(jω)cl(jω) + Rl(ω)|cl(jω)|ejθ, θ ∈ [0, 2pi], ∀ω > 0 (6.6)
should always exclude the critical point (-1,0) [56].
6.3 Approach
Based on Theorem 6.1, we discuss the design of C(s) in (6.2) for G(s) in (6.1). From
l = 1 to n, each cl(s) of C(s) depends on either of the two conditions of gll(s) of G(s).
(i). if gll(s) is stable
Theorem 6.1 is trivially met by a sufficiently small controller gain that avoids
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the encirclement of the Gershgorin bands of an lth loop (6.6) along the critical
point. The results from [1] that is based on the modified Ziegler-Nichols rule are
borrowed to design cl(s). The Nyquist plot of Gershgorin bands (6.6) for gll(s)cl(s),
P+{gll(s)} = 0, that results in a stable closed-loop is given in Figure 6.2.
Figure 6.2: unstable gll(s)
(ii). if gll(s) is unstable
According to Theorem 6.1, necessary encirclement(s) around the critical point
needs to be formed with the Gershgorin bands excluding the critical point, due
to P+{gll(s)} ≥ 0. We limit the discussion to the most common unstable pro-
cess: gll(s) with one unstable pole, or equivalently P








e−L¯s, T¯k > 0. (6.7)
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(T¯k/λ), for PD/PID, (6.9)
which are necessary and sufficient for SISO gll(s) from (6.7). In the MIMO case,
(6.8) or (6.9) becomes necessary but not sufficient due to processes interaction in an
MIMO G(s). Nyquist plot of Gershgorin bands (6.6) for gll(s)cl(s), P
+{gll(s)} = 1,
that results in a stable closed-loop is given in Figure 6.3.
Figure 6.3: unstable gll(s), P
+{gll(s)} = 1
6.3.1 Stable gll(s) [1]
We use the proposed method of the work [1] to obtain cl(s) for a stable gll(s) of
(6.1). The Ziegler-Nichols based method requires us to find the ultimate gain, Kul, and
ultimate frequency, ωul, in order to derive the controller parameter.
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Set cl(jω) from (6.6) to be 1, then we can have the lth Gershgorin band of G(s) from
(6.1) be expressed as
gll(jω) + Rl(ω)e
jθ, θ ∈ [0, 2pi], ∀ω > 0 (6.10)
The ultimate point, ultimate gain, and ultimate frequency follow the definitions as below.
Definition 6.1 (ultimate point): Suppose that the lth Gershgorin band of G(s) crosses
the negative real axis. The crossing point that has the maximum magnitude is defined as
the ultimate point for the lth Gershgorin band.
Definition 6.2 (ultimate gain):The lth ultimate gain, Kul, is defined as the reciprocal
of the magnitude of the lth ultimate point.
Definition 6.3 (ultimate frequency): The frequency at the ultimate point is defined to
be the lth ultimate frequency.
In Figure 6.2, point A is the lth ultimate point and the corresponding ultimate gain is
1/AO where AO is the distance from the origin.
Note that the definitions of the ultimate gain and ultimate frequency mean that with
cl(jω) = Kul, the critical point (-1,0) must be located at the boundary of the Gershgorin
circle when the frequency is ωul. And the critical point must be located outside of the
Gershgorin circles for all other frequencies ωul. Let express the meanings in (6.11) and
(6.12).
|1 + gll(jω)Kul| = |Kul|Rl(ω) for ω = ωul (6.11)
|1 + gll(jω)Kul| > |Kul|Rl(ω) for ω 6= ωul (6.12)
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To derive analytical formulas for Kul and ωul, let cl(jω) = Kcl(ω) from (6.6) such
that Kcl(ω) is defined to be the solution of the following equation:
|1 + gll(jω)Kcl(ω)| = |Kcl(ω)|Rl(ω) (6.13)
Then the critical point (-1,0) must be located at the boundary of the Gershgorin circle
for frequency ω, and (6.13) can be expressed as
|1 + gll(jω)Kcl(ω)|2 = |Kcl(ω)|2R2l (ω) (6.14)
K2cl(ω)(|gll(jω)|2 −R2l (ω)) + 2(Real{gll(jω)})Kcl(ω) + 1 = 0 (6.15)
At some frequencies, the solution for Kcl(ω) may be a complex number, which is not a
valid solution. Define Kcl to be the set of all real-valued solutions:
Kcl , {Kcl(ω)| where Kcl(ω) is a real number }
Thus the ultimate gain and ultimate frequency for the lth Gershgorin band can be
Table 6.1: Modified Ziegler-Nichols rule













ωul = {ω| min|Kcl(ω)|, ∀Kcl(ω) ∈ Kcl }
Kul = Kcl(ωul), Kcl(ω) ∈ Kcl
With Kul and ωul obtained, one derives cl(s) from Table 6.1.
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6.3.2 Unstable gll(s)
Define ω∗cl as the frequency once the required encirclement is formed. We decompose
the requirements over ω according to Theorem 6.1 for the lth loop, gll(s)cl(s), with gll(s)
from (6.7). The requirements are: 1)a necessary encirclement is formed at ω∗cl with
Gershgorin bands lie outside of the critical point, 2)bound the magnitude of (6.6) to be
less than 1, to avoid further encirclement for ω > ω∗cl. We now show that the latter
requires (6.18) to hold.
Let Φgkl(ω) or ∠[gkl(jω)] denote the phase whereas Mgkl(ω) or |gkl(jω)| denote the




)|cl(jω)|ej∠{cl(jω)}, θ ∈ [0, 2pi], ∀ω > 0 (6.16)
Define M¯gll(ω, θ) as the magnitude of (6.6) or (6.16). To bound the magnitude of (6.6)
to be less than 1 for ω > ω∗cl, is equivalent to:
max{M¯gll(ω, θ)} < 1, for ω > ω∗cl . (6.17)
It is easy to see from (6.5), (6.16) and (6.17) that max{M¯gll(ω, θ)} corresponds to




|cl(jω)| < 1, for ω > ω∗cl . (6.18)
The two mentioned requirements here synthesize Corollary 6.1 and 2 for P/PD con-
troller and PI/PID controller, respectively, from Theorem 6.1 (see next two sections).
Note that ω∗cl refers to ωcl in Corollary 6.1, and ωc2l in Corollary 6.2.
6.4 P/PD controller
Note when KD=0, it is reduced to a P controller in Corollary 6.1.
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6.4.1 Stability
Corollary 6.1 If P +{gll(s)} = 1 and cl(s) = KP (1+KDs), the lth closed-loop is stable,
if
(i). gll(jωcl)cl(jωcl) > −1 > gll(0)cl(0), where
∠[gll(jωcl)cl(jωcl] = ∠[gll(0)] = −pi,
∠[gll(jω)cl(jω] > −pi, for ωcl > ω > 0





|cl(jω)| < 1, for ω ≥ ωcl

Condition (i) ensures an anticlockwise encirclement formed around the critical point
(-1,0) for the lth loop from ω = 0 to ωcl, with Gershgorin bands excluding the critical
point (-1,0) - provided by condition (ii). Condition (iii) is from (6.18).
6.4.2 Design
To begin design of cl(s), let us review the P/PD stabilization results from the work [57]












1/k < KP <
(
k









While for P controller, stabilizing KP is equivalent to (6.20) substituted with KD = 0.
Examine the condition (ii), the two boundary points of ω interval can be verified via:
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1)when ω = 0, KP = KP+ from (6.21); 2)when ω = ωcl, KP = KP - from (6.21). Note


























which is the subrange of (6.20).
To design cl(s) = KP (1 + KDs), set KD = 0 for a P controller, or KD from (6.19)
for a PD controller. Theoretically, KP from (6.21) only verifies the condition (ii) of
Corollary 6.1 at the two boundary points of the ω interval, ie ω = 0 and ωcl, which
cannot guarantee for the whole ω interval. However this should be overcome with an
optimized KP set by
KP =
√
KP KP . (6.22)
The KD and KP range are within the parameterization of the work [57], therefore
condition (i) that has no deals with Rl(s) or interaction is met automatically. How about
the rest of the conditions in Corollary 6.1 ? A numeric examination throughout ω = 0
to ωcl is required to ensure (ii) is met. Similarly a numeric verification is required for ωcl
onwards to ensure condition (iii).
Remark 6.1 For gll(s) of (6.7) with gkl(s) = 0, k = 1, . . . ,m k 6= l , we have Rl(s) = 0.
A P/PD controller designed with KD and KP from (6.19) and (6.20), respectively, auto-
matically verifies Corollary 6.1. This is because for the lth Nyquist contour of gll(s)cl(s),
the associated Gershgorin circles is always zero radius. The Nyquist contour then repre-
sents the SISO case of gll(s) in the work [57]. The stabilizability conditions (i)-(iii) are
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verified for Rl(s) = 0, using parameterized value of [57] to form a P/PD controller.
6.4.3 Examples
Two examples are given to demonstrate the design of P and PD controller, respec-
tively.



























Note that (6.23) is of symmetric structure and only g22(s) is unstable. We discuss the P
controller design for stable g11(s) and g33(s), followed by the unstable g22(s). For g11(s)
and g33(s), the ultimate information can be obtained from Section 6.3.1, which gives
Ku1 = Ku3 = 4.6, ωu1 = ωu3 = 1.55. (6.24)
From Table 6.1, we obtain c1(s) = c2(s) = KP = 1.52 for both g11(s) and g33(s).
For unstable g22(s), L¯/λ = 1/10 < 1, thus verifies (6.8). Set KD = 0 from (6.19)
since it is a P controller. Find ωc2 = 1.5 for the 2th loop, g22(s). From (6.21), KP = 0.5
and KP = 4.29,then set KP = 1.47 from (6.22). Numeric verification is performed from
ω = 0 to ωc2 for condition (ii) of Corollary 6.1, and ωc2 onwards for condition (iii) of
Corollary 6.1, which shows the designed P controller meets Corollary 6.1. Figure 6.4
shows responses of y1, y2, and y3 under the simultaneous set-point changes for y1 and y3
at t = 0, y2 at t = 100, followed by an output disturbance for y2 at t = 200. Due to the
symmetricity in addition to the same set-point and disturbance input, then y1 = y3.
Example 6.2: Consider a process described by an 2 x 2 column diagonal dominant
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Note that g11(s)=g22(s)=1/((s − 1)(0.5s + 1))e−0.2s is an unstable transfer function of
(6.7). The PD controller designed for g11(s), c1(s), however, differs from the one for
g22(s), c2(s). This is because R1(s) = 0 from a zero g21(s), and R2(s) 6= 0 from a non-
zero g12(s). See that L¯/λ = 0.2/1 < 2, thus verifies (6.9). We start with c1(s) design,
where its synthesis is the same as a SISO case owing to zero R1(s). Set KD = 0.5 from
(6.19), which acts to cancel the lag dynamics in g11(s). Set KP = 2.68 from (6.20).
This gives c1(s) = 2.68(1 + 0.5s). For g22(s), KD = 0.5 too from (6.19), and KP = 2,
KP = 4.87, KP = 3.12 (6.21) and (6.22). Then c2(s) = 3.12(1 + 0.5s)
Numeric verification is performed from ω = 0 to ωc2 for condition (ii) of Corollary
6.1, and then ωc2 onwards for condition (iii) of Corollary 6.1 for the designed 2th loop,
g22(s)c2(s). Such verification is not needed for the designed 1th loop, g11(s)c1(s) due to
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a zero R1(s). The verification shows the stability from Corollary 6.1. Such inputs are
given: a set-point change for y1 at t = 0, y2 at t = 100, and a disturbance at y2 output
at t = 200. The responses are shown in Figure 6.5.












Figure 6.5: Response of example 6.2 (PD controller).
6.5 PI/PID controller
Note when KD=0, it is reduced to a PI controller in Corollary 2.
6.5.1 Stability







(ii). gll(jωc2l)cl(jωc2l) > −1 > gll(jωc1l)cl(jωc1l), where
∠[gll(jωc2l)cl(jωc2l)] = ∠[gll(jωc1l)cl(jωc1l)] = −pi,
∠[gll(jω)cl(jω)] > −pi, for ωc2l > ω > ωc1l
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|cl(jω)| < 1, for ω ≥ ωc2l

With an integrator in cl(s), the Nyquist plot of the lth loop embarks from 2nd quadrant
[57]. Condition (i) ensures the loop is able to penetrate to the negative real axis, then
condition (ii) and (iii) are required to form the encirclement around the critical point
(-1,0) with Gershgorin bands excluding the point. Condition (iv) is from (6.18).
6.5.2 Design
We begin with the review of PI/PID stabilization results for a SISO g(s) of (6.7) [57].
The PID stabilizing parameters corresponds to selection of KD from (6.19), KI from
(6.26), and KP from (6.27).
max
{
∠{g(jω)(1 + jKDω − jKI/ω)}
}
> −pi . (6.26)
(
k





















While for PI controller, stabilizing KP and KI are from (6.26) from (6.27), with KD = 0.
Examine the condition (iii), the two boundary points of ωc1l and ωc2l interval can be
verified as follows: 1)when ω = ωc1l, KP = KP+ from (6.28); 2)when ω = ωc2l,
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KP = KP - from (6.28). Note that 0 <   1. The viable range of KP is thus
(
k































which is the subrange of (6.27).
To design cl(s) = KP (1 + KDs + KI/s), set KD = 0 for a PI controller, or KD from
(6.19) for a PID controller. Set an KI from (6.26). Set an optimized KP from (6.22)
using the KP and KP bounds from (6.28).
Condition (i) and (ii) of Corollary 6.2 have no deals with Rl(s) or interaction, so they
are met automatically via the above PI/PID design. A numeric examination throughout
ωc1l to ωc2l is required to perform to ensure condition (iii) is met, and then for ωc2l
onwards to ensure condition (iv).
Remark 6.2 For gll(s) of (6.7) with gkl(s) = 0, k = 1, . . . ,m k 6= l, or equivalently
Rl(s) = 0, then a PI/PID controller designed with KD, KI and KP from (6.19), (6.26)
and (6.27), respectively, automatically verifies Corollary 6.2. This follows from a simil-
iar reasoning as in Remark 6.1 of the P/PD section.
6.5.3 Examples
Example 6.1 (continued): Consider PI controller design for G(s) in (6.23). The
ultimate information from (6.24) for the stable g11(s) and g33(s) is used to derive the PI
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controller from Table 6.1, that gives KI = 0.21 and KP = 1.48. Then c1(s) = c3(s) =
1.48(1 + 0.21/s).
For unstable g22(s), L¯/λ = 1/10 < 1, thus verifies (6.8) to design a PI controller. Set
KD = 0 from (6.19) for a PI controller. Use KI = 0.2, then condition (i) of Corollary 6.2:
max{∠(g22(jω)(1+KI/(jω)))} > −pi is met, and ωc12 = 0.17, ωc22 = 1.35. Obtain KP =
0.76 and KP = 2.31 bounds from (6.28), then KP = 1.33 from (6.22). Thus c2(s) =
1.33(1 + 0.2/s). Numeric verification is performed from ωc12 to ωc22 for condition (iii)
of Corollary 6.2, and then ωc22 onwards for condition (iv) of Corollary 6.2, showing the
designed PI controller meets Corollary 6.2. The same set-point change and disturbance
are applied as from the simulation in Section 6.4.3 and the responses are shown in Figure
6.6. The PI control eliminates the steady state error introduced by disturbance at t = 200
but with more overshoot and oscillation, as compared with a P control.


















Figure 6.6: Response of example 6.1 (PI controller).
Example 6.2 (continued): Consider (6.25) for PID controller design. Begin from
Chapter 6. Multiloop PID Controller Design for Unstable Delay Processes 119
g11(s) that corresponds to R1(s) = 0 due to g21(s) = 0. Set KD = 0.5 from (6.19). Use




−pi is met, and ωc12 = 0.35, ωc22 = 7.5. Obtain KP = 2.85 from (6.27). This leads to
c1(s) = 2.85(1 + 0.5s + 0.1/s). Since g11(s) = g22(s), use KD = 0.5 and KI = 0.1 from
c1(s) for c2(s). Note that R2(s) 6= 0. Obtain KP = 1.98 and KP = 7.59 from (6.27),
then set KP = 3.19 from (6.22). This leads to c2(s) = 3.19(1 + 0.5s + 0.1/s).
Numeric verification is performed from ωc12 to ωc22 for condition (iii) of Corollary
6.2, and then ωc22 onwards for condition (iv) of Corollary 6.1 for the designed 2th loop,
g22(s)c2(s). The verification meets the stability from Corollary 6.2. The same set-point
change and disturbance are applied as from the simulation in Section 6.4.3, and the
responses are shown in Figure 6.7. The PID control eliminates the steady state error
introduced by disturbance at t = 200 but with some deterioration of transient response,
as compared with a PD control.












Figure 6.7: Response of example 6.2 (PID controller).
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6.6 Conclusion
The design of decentralised P/PI/PD/PID controller for a more general multivariable
process where the diagonal processes may be unstable with time delay is discussed.
The design method is based on Gershgorin band and is restricted to diagonal dominant





A. PID/lead-lag stabilization for unstable time delay processes
The stabilizability conditions by P/PI/PD/PID and lead-lag controllers are inves-
tigated and established explicitly. For all pole unstable processes which has no zero
dynamics, the stabilizability conditions obtained are both necessary and sufficient, and
depends on the maximum allowable time delay bound. For processes with zero dynamics,
the stabilizability conditions obtained are more complicated and not complete except for
a simple first-order case. The design and parameterization of stabilizing controllers are
also presented.
B. High-order stabilizer of first-order unstable processes with large time
delay
The stabilzation of first-order unstable plant with time delay beyond the stabiliz-
able range of PID controller is made possible via the use of a higher-order controller.
The stabilization solution starts with approximating the infinite dimensional time delay
model into a finite order rational model through Pade approximation of the time delay,
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followed by synthesis of higher-order stabilizer either through IMC principle or genetic
algorithm. A theorem that works similiar to the robust stability criterion is used to
assess the stabilizability of the synthesized controller to the actual plant.
C. An IMC-like compensation scheme for better stabilization and perfor-
mance
An IMC-like scheme is proposed where it overcomes the constraints brought by the
stable lags in stabilizing an unstable delay plant. It is shown through numeric simu-
lation to be effective in achieving stabilization and good performance for the unstable
delay process where the process order may not be limited to low-order type. Regardless
of the plant order, the proposed scheme is able to achieve stabilization and control for
the normalized dead time up to a bound of 2. In comparison, the other schemes in the
literature have limitations due to the stable lags and thus can only tolerate a compara-
tively smaller normalized dead time.
D. Multiloop PID controller design for unstable delay processes
The design of decentralised P/PI/PD/PID controller for a more general multivariable
process where the diagonal processes could be unstable plus time delay is formulated and
parameterized. The design method is based on Gershgorin band and suits the popular
diagonally dominant MIMO problems. The results can be useful for designing multiloop
controllers for a MIMO unstable system which could be formed by several stable and
unstable process(es) interacting with each other. It effectively avoids the need to neglect
process interactions in a MIMO system which designs only SISO controllers that could
affect performance and even stability.
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7.2 Suggestions for further work
A. Nonlinear control for unstable time delay processes
Recently, nonlinear control for processes is becoming an active research area. Various
techniques such as backstepping control, sliding mode control, adaptive control are de-
veloped. The extension of the proposed nonlinear control methods to unstable processes
such as a first-order type, is in great interest and demand. For example, the stabilizabil-
ity conditions of nonlinear control to a first-order time delay processes is not known yet.
With a nonlinear control scheme, can it stabilize a time delay bound larger than 2 (PID
stabilizable time delay bound)? And the Lyapunov stability theorem can be a choice
to formulate stability analysis since the linear analysis tools such as Nyquist stability
theorem, Hermite Biehler, root locus, etc are no longer applicable in a nonlinear case.
B. Unstable time delay processes with nonlinearities
In some cases, linearization of a process to obtain a linear model may be unaccept-
able and can result in less than satisfactory control design especially for processes with
significant nonlinear behaviors. Input saturation is an example, where its presence may
affect the performance of a controlled open loop unstable system and even the closed loop
stability in view of the fact that control of such system may need a larger control input
than that of a stable process. Other nonlinear behavior includes hysteresis, time-varying
plant parameters, time-varying delay, unknown and time varying model uncertainties
and even a nonlinear dynamics model. The nonlinear behavior cannot be neglected and
has to be retained in the transfer function model or in differential equations, and control
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scheme has to deal with it.
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Appendix A
Since KL > 1 is necessary, ΦQ5(0) = −pi. Suppose otherwise that max(ΦQ5(ω)) ≤ −pi,
then the Nyquist plot departs upwards from the negative real axis, ω = 0, with phase
decrease. Due to time delay, there always exists ω∗ > 0 such that ΦQ5(ω
∗) = −3pi. Then,
for any ω such that ΦQ5(ω) < −3pi, that is, −Lω < −2pi − arctan(ω) − arctan(αω) −
arctan(aω)+arctan(bω) from (3.25) for G(s) with α > 0, it follows from (3.26) with the
































and using −Lω < −2pi−arctan(ω)−arctan(αω)−arctan(aω)+arctan(bω) from (3.25)


















indicating that the phase keeps decreasing and the resulting encirclement around the
critical point will be always clockwise if any, which excludes any possibility of the anti-
clockwise encirclement of the critical point. A similiar discussion applies to case of α < 0.
Therefore max(ΦQ5(ω)) > −pi is necessary for closed-loop stability. 
132
Appendix B
Proof: a > 1 − α + γα, under α > 0, L ≥ 2. Note b , γα, and a < γ, from an earlier

















= ΦQ5(ω)− ΦQ5(0) = ΦQ5(ω) + pi.
Then max(ΦQ5(ω)) > −pi is equivalent to χ(ω) > 0 for some positive frequency ω. Con-
sider two cases as follows.






























1+α+(1−α)−L) dω ≤ 0,∀ω > 0,





dω − ∫ ω0 γα1+γ2α2ω2 dω = arctan((a −
a1)ω)−arctan(γαω). Since χ1(ω) < 0, χ(ω) > 0 only if χ2(ω) > 0. This in turn requires
a−a1 > γα, due to the fact that arctan(x) > arctan(y) when x > y. Thus a > 1−α+γα.
Case 2: α > 1. Note if γ > 1, we have from (3.26) that ddωΦQ5(ω)|ω=0 = 1+α+a−b−L ≤
1 + α + a − γα − 2 < 1 + α + γ − γα − 2 < α + γ − γα − 1 = α + γ(1 − α) − 1 < 0,
since one sees that α + γ(1 − α) < α + (1 − α) = 1. Then ΦQ5(0+) < ΦQ5(0) = −pi,
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and one can verify that ΦQ5(ω) < −pi, ∀ω > 0. Thus consider 0 < γ ≤ 1 only in













































1 + (α− γα) + a− L) dω ≤ ∫ ω0 (1 + (α− γα) + a− 2) dω. It is thus clear
that a > 1− α + γα is required to have χ(ω) > 0. 
Proof: a > 1 − |α| + γ|α|, under −1 < α < 0, L ≥ 2(1 − |α|). Note b , γ|α|,













−L) dω > 0, to have max(ΦQ5(ω)) > −pi.














































dω−∫ ω0 γ|α|1+γ2α2ω2 dω = arctan((a−a1)ω)−arctan(γ|α|ω).
Since ρ1(ω) < 0, ρ(ω) > 0 only if ρ2(ω) > 0. This in turn requires a− a1 > γ|α|, due to
the fact that arctan(x) > arctan(y) when x > y. Thus a > 1− |α| + γ|α|. 
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